欢迎访问ic37.com |
会员登录 免费注册
发布采购

AZ10ELT20D 参数 Datasheet PDF下载

AZ10ELT20D图片预览
型号: AZ10ELT20D
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS / TTL至差分PECL转换器 [CMOS/TTL to Differential PECL Translator]
分类和应用: 转换器
文件页数/大小: 10 页 / 114 K
品牌: AZM [ ARIZONA MICROTEK, INC ]
 浏览型号AZ10ELT20D的Datasheet PDF文件第2页浏览型号AZ10ELT20D的Datasheet PDF文件第3页浏览型号AZ10ELT20D的Datasheet PDF文件第4页浏览型号AZ10ELT20D的Datasheet PDF文件第5页浏览型号AZ10ELT20D的Datasheet PDF文件第6页浏览型号AZ10ELT20D的Datasheet PDF文件第7页浏览型号AZ10ELT20D的Datasheet PDF文件第8页浏览型号AZ10ELT20D的Datasheet PDF文件第9页  
ARIZONA MICROTEK, INC.
AZ10ELT20
AZ100ELT20
CMOS/TTL to Differential PECL Translator
FEATURES
PACKAGE
0.5ns Typical Propagation Delay
Differential PECL Outputs
Flow Through Pinouts
Operating Range of +3.0V to +5.5V
Direct Replacement for ON Semi
MC100ELT20 & Micrel SY89329V
Available in 2x2 and 3x3 mm MLP
Packages
IBIS Model Files Available on
Arizona Microtek Website
MLP 8 (2x2x0.75)
MLP 8 (2x2x0.75)
Green / RoHS
Compliant / Lead
(Pb) Free
MLP 16 (3x3)
MLP 16 (3x3)
Green / RoHS
Compliant / Lead
(Pb) Free
SOIC 8
SOIC 8
SOIC 8 RoHS
Compliant / Lead
(Pb) Free
SOIC 8 Green /
RoHS Compliant /
Lead (Pb) Free
PACKAGE AVAILABILITY
PART NUMBER
AZ100ELT20N
MARKING
TC
<Date Code>
TCG
<Date Code>
AZM
T20
<Date Code>
AZMG
T20
<Date Code>
AZM10
ELT20
AZM100
ELT20
AZM100+
ELT20
AZM100G
ELT20
NOTES
1,2
AZ100ELT20NG
1,2
AZ10/100ELT20L
1,2
AZ10/100ELT20LG
1,2
AZ10ELT20D
AZ100ELT20D
AZ100ELT20D+
1,2,3
1,2,3
1,2,3
DESCRIPTION
AZ100ELT20DG
1,2,3
AZH
The
AZ10/100ELT20
is
a
TSSOP 8
AZ100ELT20T
1,2,3
LT20
CMOS/TTL to differential PECL
TSSOP 8 Green /
translator. It operates with a single power
AZHG
AZ100ELT20TG
1,2,3
RoHS Compliant /
supply of +3.0 to +5.5 volts, making it
LT20
Lead (Pb) Free
ideal for both LVCMOS/LVTTL and
DIE
AZ10/100ELT20XP
N/A
4
CMOS/TTL applications. The extremely
1
Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K
small MLP 8 2x2 mm package makes it
parts) Tape & Reel.
ideal for those applications where space,
2
Date code format: “Y” or “YY” for year followed by “WW” for week.
3
Date code “YWW” or “YYWW” on underside of part.
performance and low power are at a
Waffle Pack.
4
premium.
When the D input is left floating, the Q output is forced HIGH, and the Q output is forced LOW.
¯
The ELT20 is available in both PECL standards: the AZ10ELT20 is compatible with PECL 10K logic levels
while the AZ100ELT20 is compatible with PECL 100K logic levels.
NOTE: Specifications in the PECL tables are valid when thermal equilibrium is established.
BLOCK DIAGRAM
Q
D
Q
1630 S. STAPLEY DR., SUITE 127
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com