欢迎访问ic37.com |
会员登录 免费注册
发布采购

AZ100EP16FETG 参数 Datasheet PDF下载

AZ100EP16FETG图片预览
型号: AZ100EP16FETG
PDF下载: 下载PDF文件 查看货源
内容描述: PECL / ECL高速VCSEL驱动器,带有可变输出摆幅和限幅放大器 [PECL/ECL High Speed VCSEL Driver with Variable Output Swing or Limiting Amplifier]
分类和应用: 驱动器放大器
文件页数/大小: 7 页 / 389 K
品牌: AZM [ ARIZONA MICROTEK, INC ]
 浏览型号AZ100EP16FETG的Datasheet PDF文件第1页浏览型号AZ100EP16FETG的Datasheet PDF文件第2页浏览型号AZ100EP16FETG的Datasheet PDF文件第4页浏览型号AZ100EP16FETG的Datasheet PDF文件第5页浏览型号AZ100EP16FETG的Datasheet PDF文件第6页浏览型号AZ100EP16FETG的Datasheet PDF文件第7页  
Arizona Microtek, Inc.
AZ100EP16FE
PECL/ECL High Speed VCSEL Driver with
Variable Output Swing or Limiting Amplifier
E
NGINEERING
N
OTES
The operational range of the AZ100EP16FE control input, V
CTRL
, is from V
REF
(full swing) to V
CC
(small swing). For post
amplifier applications, maximum swing is achieved by leaving the V
CTRL
pin open or by tying it to the negative supply pin
(V
EE
). Simple control of the output swing can be obtained by a variable resistor between the V
REF
and V
CC
pins, with the
wiper driving V
CTRL
. A typical application circuit is shown in Figure 2.
The AZ100EP16FE also provides a V
REF
output which functions as a DC bias for input AC coupling to the device. The
V
REF
pin should be used only as a bias for the AZ100EP16FE as its current sink/source capability is limited. When used,
the V
REF
pin should be bypassed to ground via a 0.01µF capacitor.
The maximum DC output current should be kept below 16mA. Connecting each output (Q/Q) to V
EE
with a 180Ω resistor
¯
is typically used. The load is then AC coupled from the output. DC and AC symmetrical loading of the Q/Q outputs will
¯
provide the best output wave shape.
Under open input conditions for D/D, the Q/Q outputs are not guaranteed.
¯
¯
NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.
5K
V CTRL 1
8
V CC
D
2
7
Q
Q
D
3
6
180
VREF
4
5
VEE
180
50
50
- 3.3V
Figure 2 - AZ10/100EP16 Large Signal Performance
+1-480-962-5881
3
July 2013, Rev 2.1