欢迎访问ic37.com |
会员登录 免费注册
发布采购

AZ10LVE111EFN 参数 Datasheet PDF下载

AZ10LVE111EFN图片预览
型号: AZ10LVE111EFN
PDF下载: 下载PDF文件 查看货源
内容描述: ECL / PECL 1 : 9差分时钟驱动器与启用 [ECL/PECL 1:9 Differential Clock Driver with Enable]
分类和应用: 时钟驱动器
文件页数/大小: 6 页 / 104 K
品牌: AZM [ ARIZONA MICROTEK, INC ]
 浏览型号AZ10LVE111EFN的Datasheet PDF文件第2页浏览型号AZ10LVE111EFN的Datasheet PDF文件第3页浏览型号AZ10LVE111EFN的Datasheet PDF文件第4页浏览型号AZ10LVE111EFN的Datasheet PDF文件第5页浏览型号AZ10LVE111EFN的Datasheet PDF文件第6页  
ARIZONA MICROTEK, INC.
AZ10LVE111E
AZ100LVE111E
ECL/PECL 1:9 Differential Clock Driver with Enable
FEATURES
Operating Range of 3.0V to 5.5V
Low Skew
Guaranteed Skew Spec
Differential Design
Enable
V
BB
Output
75kΩ Internal Input Pulldown Resistors
Direct Replacement for ON Semiconductor
MC10E111 & MC100E111
PACKAGE
PLCC 28
PACKAGE AVAILABILITY
PART NO.
AZ10LVE111EFN
AZ100LVE111EFN
MARKING
AZ10
LVE111E
<Date Code>
AZ100
LVE111E
<Date Code>
NOTES
1,2
PLCC 28
1
2
1,2
Add R2 at end of part number for 13 inch (750 parts) Tape & Reel.
Date code format: “YY” for year followed by “WW” for week.
DESCRIPTION
The AZ10/100LVE111E is a low skew 1-to-9 differential driver, designed with clock distribution in mind. The
IN signal is fanned-out to nine identical differential outputs. An Enable input is also provided. A HIGH disables the
device by forcing all Q outputs LOW and all Q outputs HIGH.
¯
The AZ100LVE111E provides a V
BB
output for single-ended use or a DC bias reference for AC coupling to the
device. For single–ended input applications, the V
BB
reference should be connected to one side of the IN/IN
¯¯
differential input pair. The input signal is then fed to the other IN/IN input. The V
BB
pin should be used only as a
¯¯
bias for the AZ100LVE111E as its current sink/source capability is limited. When used, the V
BB
pin should be
bypassed to ground via a 0.01μF capacitor.
The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design and
layout serve to minimize gate-to-gate within-device skew, and empirical modeling is used to determine process
control limits that ensure consistent t
pd
distributions from lot-to-lot. The net result is a dependable, guaranteed low
skew device.
To ensure that the tight skew specification is met, both sides of the differential output must be terminated into
50Ω, even if only one side is used. In most applications all nine differential pairs will be used and therefore
terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on
the same package side (i.e. sharing the same V
CCO
) as the pair(s) being used on that side, in order to maintain
minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10-20ps) of
the output(s) being used that, while not being catastrophic to most designs, will mean a loss of skew margin.
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.
1630 S. STAPLEY DR., SUITE 127
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com