欢迎访问ic37.com |
会员登录 免费注册
发布采购

AZ10LVEL16D 参数 Datasheet PDF下载

AZ10LVEL16D图片预览
型号: AZ10LVEL16D
PDF下载: 下载PDF文件 查看货源
内容描述: ECL / PECL差分接收器 [ECL/PECL Differential Receiver]
分类和应用: 光电二极管
文件页数/大小: 7 页 / 82 K
品牌: AZM [ ARIZONA MICROTEK, INC ]
 浏览型号AZ10LVEL16D的Datasheet PDF文件第2页浏览型号AZ10LVEL16D的Datasheet PDF文件第3页浏览型号AZ10LVEL16D的Datasheet PDF文件第4页浏览型号AZ10LVEL16D的Datasheet PDF文件第5页浏览型号AZ10LVEL16D的Datasheet PDF文件第6页浏览型号AZ10LVEL16D的Datasheet PDF文件第7页  
AZ10LVEL16
AZ100LVEL16
FEATURES
Green and RoHS Compliant / Lead (Pb)
Free Packages available
250ps Propagation Delay
High Bandwidth Output Transitions
Operating Range of 3.0V to 5.5V
Internal Input Pulldown Resistors
Direct Replacement For ON
Semiconductor MC10EL16, MC100EL16,
& MC100LVEL16
IBIS Model Files Available on Arizona
Microtek Website
PACKAGE
SOIC 8
SOIC 8
SOIC 8 RoHS
Compliant / Lead
(Pb) Free
TSSOP 8
TSSOP 8 RoHS
Compliant / Lead
(Pb) Free
TSSOP 8
ARIZONA MICROTEK, INC.
ECL/PECL Differential Receiver
PACKAGE AVAILABILITY
PART NUMBER
AZ10LVEL16D
AZ100LVEL16D
AZ100LVEL16D+
AZ10LVEL16T
AZ10LVEL16T+
AZ100LVEL16T
AZ100LVEL16T+
MARKING
AZM10
LVEL16
AZM100
LVEL16
AZM100+
LVEL16
AZT
LV16
AZT+
LV16
AZH
LV16
AZH+
LV16
NOTES
1,2
1,2
1,2
1,2
1,2
1,2
1,2
DESCRIPTION
The AZ10/100LVEL16 is a differential
Q6G
AZ100LVEL16NG
1,3
receiver. The device is functionally equivalent
<Date Code>
to the E116 device with higher performance
capabilities. With output transition times
1
Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K parts)
Tape & Reel.
significantly faster than the E116, the LVEL16
2
Date code format: “Y” or “YY” for year followed by “WW” for week on
is ideally suited for interfacing with high
underside of part.
frequency sources.
3
Date code format: “Y” for year followed by “WW” for week.
The LVEL16 provides a V
BB
output for
single-ended use or a DC bias reference for AC coupling to the device. For single-ended input applications, the V
BB
reference should be connected to one side of the D/D differential input pair. The input signal is then fed to the other
¯
D/D input. The V
BB
pin can support 1.5 mA sink/source current. When used, the V
BB
pin should be bypassed to
¯
ground via a 0.01
μF
capacitor.
Under open input conditions internal input clamps will force the Q output LOW.
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.
TSSOP 8 RoHS
Compliant / Lead
(Pb) Free
MLP 8 (2x2)
Green / RoHS
Compliant / Lead
(Pb) Free
PIN DESCRIPTION
PIN
D, D
¯
Q, Q
¯
V
BB
V
CC
V
EE
NC
FUNCTION
Data Inputs
Data Outputs
Reference Voltage Output
Positive Supply
Negative Supply
No Connect
1
PINOUT ASSIGNMENT
8
NC
V
CC
D
2
7
Q
D
3
6
Q
V
BB
4
5
V
EE
1630 S. STAPLEY DR., SUITE 127
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com