欢迎访问ic37.com |
会员登录 免费注册
发布采购

AZP63_13 参数 Datasheet PDF下载

AZP63_13图片预览
型号: AZP63_13
PDF下载: 下载PDF文件 查看货源
内容描述: 低相位噪声正弦波/ CMOS到LVPECL缓冲器/转换器 [Low Phase Noise Sine Wave / CMOS to LVPECL Buffer / Translator]
分类和应用: 转换器
文件页数/大小: 12 页 / 519 K
品牌: AZM [ ARIZONA MICROTEK, INC ]
 浏览型号AZP63_13的Datasheet PDF文件第2页浏览型号AZP63_13的Datasheet PDF文件第3页浏览型号AZP63_13的Datasheet PDF文件第4页浏览型号AZP63_13的Datasheet PDF文件第5页浏览型号AZP63_13的Datasheet PDF文件第6页浏览型号AZP63_13的Datasheet PDF文件第7页浏览型号AZP63_13的Datasheet PDF文件第8页浏览型号AZP63_13的Datasheet PDF文件第9页  
AZP63
Low Phase Noise Sine Wave / CMOS
to LVPECL Buffer / Translator
D
ESCRIPTION
The AZP63 is a sine wave/CMOS to LVPECL buffer/translator optimized
for very low phase noise (-165dBc/Hz). It is particularly useful in
converting crystal or SAW based oscillators into LVPECL outputs for
greater than 1GHz of bandwidth. For lower power consumption and
reduced bandwidth, refer to the
family.
The
is one of a family of parts that provide options of fixed ÷1,
fixed ÷2 and selectable ÷1, ÷2 modes as well as active high enable or active
low enable to oscillator designers. Refer to Table 2 for the comparison of
parts within the AZP5x and AZP63 family.
F
EATURES
LVPECL outputs optimized
for very low phase noise
(-165dBc/Hz)
High bandwidth, > 1GHz
Selectable ÷1, ÷2 output
Selectable Enable logic
3.0V to 3.6V operation
B
LOCK
D
IAGRAM
V
DD
EN_SEL
pull-up
PU
A
PPLICATIONS
PECL clock sources
Crystal or SAW based
oscillators with LVPECL
output
EN
(PU,PD)
pull-down
D
R
bias
÷1,2
Q
Q
DIV_SEL
P
ACKAGE
A
VAILABILITY
PD
Available in die
SON8
Green/RoHS Compliant/Pb-Free
V
DD
/2
GND
Order Number
AZP63QG
1
1
2
Package
SON8
Marking
E <Date Code>
2
- Add 'R1' at end of order number for 7in (1k parts), 'R2' (2.5k) for 13in
See www.azmicrotek.com for
+1-480-962-5881
1630 S Stapley Dr, Suite 127
Mesa, AZ 85204 USA
Mar 2013, Rev 2.2