欢迎访问ic37.com |
会员登录 免费注册
发布采购

DAC8532IDGK 参数 Datasheet PDF下载

DAC8532IDGK图片预览
型号: DAC8532IDGK
PDF下载: 下载PDF文件 查看货源
内容描述: 双通道,低功耗, 16位,串行输入数位类比转换器 [Dual Channel, Low Power, 16-Bit, Serial Input DIGITAL-TO-ANALOG CONVERTER]
分类和应用: 转换器光电二极管PC
文件页数/大小: 19 页 / 399 K
品牌: BURR-BROWN [ BURR-BROWN CORPORATION ]
 浏览型号DAC8532IDGK的Datasheet PDF文件第1页浏览型号DAC8532IDGK的Datasheet PDF文件第2页浏览型号DAC8532IDGK的Datasheet PDF文件第4页浏览型号DAC8532IDGK的Datasheet PDF文件第5页浏览型号DAC8532IDGK的Datasheet PDF文件第6页浏览型号DAC8532IDGK的Datasheet PDF文件第7页浏览型号DAC8532IDGK的Datasheet PDF文件第8页浏览型号DAC8532IDGK的Datasheet PDF文件第9页  
ELECTRICAL CHARACTERISTICS
(Cont.)
V
DD
= +2.7V to +5.5V. –40°C to +105°C, unless otherwise specified.
DAC8532
PARAMETER
REFERENCE INPUT
Reference Current
Reference Input Range
Reference Input Impedance
LOGIC INPUTS
(2)
Input Current
V
IN
L, Input LOW Voltage
V
IN
L, Input LOW Voltage
V
IN
H, Input HIGH Voltage
V
IN
H, Input HIGH Voltage
Pin Capacitance
POWER REQUIREMENTS
V
DD
I
DD
(normal mode)
V
DD
= +3.6V to +5.5V
V
DD
= +2.7V to +3.6V
I
DD
(all power-down modes)
V
DD
= +3.6V to +5.5V
V
DD
= +2.7V to +3.6V
POWER EFFICIENCY
I
OUT
/I
DD
TEMPERATURE RANGE
Specified Performance
CONDITIONS
V
REF
= V
DD
= +5V
V
REF
= V
DD
= +3V
0
75
±1
0.8
0.6
2.4
2.1
3
2.7
DAC Active and Excluding Load Current
V
IH
= V
DD
and V
IL
= GND
V
IH
= V
DD
and V
IL
= GND
V
IH
= V
DD
and V
IL
= GND
V
IH
= V
DD
and V
IL
= GND
I
LOAD
= 2mA, V
DD
= +5V
–40
500
450
0.2
0.05
89
+105
5.5
800
750
1
1
MIN
TYP
67
40
MAX
90
54
V
DD
UNITS
µA
µA
V
kΩ
µA
V
V
V
V
pF
V
µA
µA
µA
µA
%
°C
V
DD
V
DD
V
DD
V
DD
=
=
=
=
+5V
+3V
+5V
+3V
NOTES: (1) Linearity calculated using a reduced code range of 485 to 64714; output unloaded. (2) Ensured by design and characterization, not production tested.
PIN CONFIGURATION
Top View
MSOP-8
PIN DESCRIPTIONS
PIN
1
2
3
4
5
NAME
V
DD
V
REF
V
OUT
B
V
OUT
A
SYNC
DESCRIPTION
Power supply input, +2.7V to +5.5V.
Reference voltage input.
Analog output voltage from DAC B.
Analog output voltage from DAC A.
Level triggered SYNC input (active LOW). This is the
frame synchronization signal for the input data.
When SYNC goes LOW, it enables the input shift
register and data is transferred on the falling edge of
SCLK. The action specified by the 8-bit control byte
and 16-bit data word is executed following the 24th
falling SCLK clock edge (unless SYNC is taken
HIGH before this edge in which case the rising edge
of SYNC acts as an interrupt and the write sequence
is ignored by the DAC8532).
Serial Clock Input. Data can be transferred at rates
up to 30 MHz at 5V.
Serial Data Input. Data is clocked into the 24-bit
input shift register on each falling edge of the serial
clock input.
Ground reference point for all circuitry on the part.
V
DD
V
REF
V
OUT
B
V
OUT
A
1
2
DAC8532
3
4
8
7
6
5
GND
D
IN
SCLK
SYNC
6
7
SCLK
D
IN
8
GND
DAC8532
SBAS246A
3
www.ti.com