欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDK1308DILP40 参数 Datasheet PDF下载

CDK1308DILP40图片预览
型号: CDK1308DILP40
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 20/40/ 65 / 80MSPS , 10位模拟至数字转换器(ADC ) [Ultra Low Power, 20/40/65/80MSPS, 10-bit Analog-to-Digital Converters (ADCs)]
分类和应用: 转换器
文件页数/大小: 14 页 / 1060 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号CDK1308DILP40的Datasheet PDF文件第2页浏览型号CDK1308DILP40的Datasheet PDF文件第3页浏览型号CDK1308DILP40的Datasheet PDF文件第4页浏览型号CDK1308DILP40的Datasheet PDF文件第5页浏览型号CDK1308DILP40的Datasheet PDF文件第6页浏览型号CDK1308DILP40的Datasheet PDF文件第7页浏览型号CDK1308DILP40的Datasheet PDF文件第8页浏览型号CDK1308DILP40的Datasheet PDF文件第9页  
ADVANCE
Data Sheet
A m p l i fy t h e H u m a n E x p e r i e n c e
CDK1308
Ultra Low Power, 20/40/65/80MSPS,
10-bit Analog-to-Digital Converters (ADCs)
CDK1308
Ultra Low Power, 20/40/65/80MSPS, 10-bit ADCs
FEATURES
n
n
n
General Description
The CDK1308 is a high performance ultra low power analog-to-digital
converter (ADC). The ADC employs internal reference circuitry, a CMOS
control interface and CMOS output data, and is based on a proprietary
structure. Digital error correction is employed to ensure no missing codes in
the complete full scale range.
Two idle modes with fast startup times exist. The entire chip can either be
put in Standby Mode or Power Down mode. The two modes are optimized to
allow the user to select the mode resulting in the smallest possible energy
consumption during idle mode and startup.
The CDK1308 has a highly linear THA optimized for frequencies up to Nyquist.
The differential clock interface is optimized for low jitter clock sources and
supports LVDS, LVPECL, sine wave, and CMOS clock inputs.
10-bit resolution
20/40/65/80MSPS max sampling rate
Ultra-Low Power Dissipation:
15/25/38/46mW
61.6dB SNR at 8MHz F
IN
Internal reference circuitry
1.8V core supply voltage
1.7 – 3.6V I/O supply voltage
Parallel CMOS output
40-pin QFN package
Pin compatible with CDK1307
n
n
n
n
n
n
n
APPLICATIONS
n
n
n
n
Medical Imaging
Portable Test Equipment
Digital Oscilloscopes
IF Communication
Functional Block Diagram
Rev 0.1
10
Ordering Information
Part Number
CDK1308AILP40
CDK1308BILP40
CDK1308CILP40
CDK1308DILP40
Speed
20MSPS
20MSPS
65MSPS
80MSPS
Package
QFN-40
QFN-40
QFN-40
QFN-40
Pb-Free
Yes
Yes
Yes
Yes
RoHS Compliant
Yes
Yes
Yes
Yes
Operating Temperature Range
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
Packaging Method
Tray
Tray
Tray
Tray
Moisture sensitivity level for all parts is MSL-3.
©2008 CADEKA Microcircuits LLC
www.cadeka.com