欢迎访问ic37.com |
会员登录 免费注册
发布采购

CLC1001ISO8 参数 Datasheet PDF下载

CLC1001ISO8图片预览
型号: CLC1001ISO8
PDF下载: 下载PDF文件 查看货源
内容描述: 超低噪声放大器 [Ultra-Low Noise Amplifier]
分类和应用: 放大器
文件页数/大小: 17 页 / 1785 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号CLC1001ISO8的Datasheet PDF文件第1页浏览型号CLC1001ISO8的Datasheet PDF文件第2页浏览型号CLC1001ISO8的Datasheet PDF文件第3页浏览型号CLC1001ISO8的Datasheet PDF文件第5页浏览型号CLC1001ISO8的Datasheet PDF文件第6页浏览型号CLC1001ISO8的Datasheet PDF文件第7页浏览型号CLC1001ISO8的Datasheet PDF文件第8页浏览型号CLC1001ISO8的Datasheet PDF文件第9页  
Data Sheet
Electrical Characteristics at +5V
T
A
= 25°C, V
s
= +5V, R
f
= 200Ω, R
L
= 500Ω to V
S
/2, G = 10; unless otherwise noted.
Symbol
GBWP
BW
SS
BW
LS
BW
0.1dBSS
BW
0.1dBLS
t
R
, t
F
t
S
OS
SR
HD2
HD3
THD
e
n
i
n
V
IO
dV
IO
I
b
dI
b
I
o
PSRR
A
OL
I
S
t
ON
t
OFF
OFF
ISO
OFFC
OUT
V
OFF
V
ON
I
SD
R
IN
C
IN
CMIR
CMRR
Parameter
-3dB Gain Bandwidth Product
-3dB Bandwidth
Large Signal Bandwidth
0.1dB Gain Flatness Small Signal
0.1dB Gain Flatness Large Signal
Rise and Fall Time
Settling Time to 0.1%
Overshoot
Slew Rate
2nd Harmonic Distortion
3rd Harmonic Distortion
Total Harmonic Distortion
Input Voltage Noise
Input Current Noise
Input Offset Voltage
Average Drift
Input Bias Current
Average Drift
Input Offset Current
Power Supply Rejection Ratio
Open-Loop Gain
Supply Current
Turn On Time
Turn Off Time
Off Isolation
Off Output Capacitance
Power Down Voltage
Enable Voltage
Disable Supply Current
Input Resistance
Input Capacitance
Common Mode Input Range
Common Mode Rejection Ratio
Conditions
G = +40, V
OUT
= 0.2V
pp
G = +10, V
OUT
= 0.2V
pp
G = +10, V
OUT
= 2V
pp
G = +10, V
OUT
= 0.2V
pp
G = +10, V
OUT
= 2V
pp
V
OUT
= 1V step; (10% to 90%)
V
OUT
= 1V step
V
OUT
= 1V step
4V step
1V
pp
, 10MHz
1V
pp
, 10MHz
1V
pp
, 10MHz
> 100kHz
> 100kHz
Min
Typ
2000
265
105
37
36
2.4
11
6
360
-80
-83
-79
0.6
4.2
0.1
2.7
28
45
0.5
Max
Units
MHz
Frequency Domain Response
C
omlinear
CLC1001
Ultra-Low Noise Amplifier
MHz
MHz
MHz
MHz
ns
ns
%
V/µs
dBc
dBc
dB
nV/√Hz
pA/√Hz
mV
µV/°C
µA
nA/°C
µA
dB
dB
mA
ns
ns
dB
pF
V
V
µA
pF
V
dB
V
V
mA
mA
Time Domain Response
Distortion/Noise Response
DC Performance
DC
V
OUT
= V
S
/ 2
per channel
1V step, 1% settling
2V
pp
, 5MHz
Disabled if DIS pin is grounded or pulled below V
OFF
Enabled if DIS
pin is floating or pulled above V
ON
No Load, DIS pin tied to ground
Non-inverting
83
82
12
100
900
80
5.7
Disabled if DIS < 1.5
Enabled if DIS > 3
130
2.6
1.6
0.8 to
5.1
Rev 1D
Disable Characteristics
Input Characteristics
DC , V
cm
=1.5V to 4V
R
L
= 500Ω
R
L
= 2kΩ
V
OUT
= V
S
/ 2
85
0.93 to 4
0.9 to
4.1
±130
±150
Output Characteristics
V
OUT
I
OUT
I
SC
Notes:
1. 100% tested at 25°C
Output Voltage Swing
Output Current
Short-Circuit Output Current
©2007-2008 CADEKA Microcircuits LLC
www.cadeka.com
4