欢迎访问ic37.com |
会员登录 免费注册
发布采购

CLC1004IST6 参数 Datasheet PDF下载

CLC1004IST6图片预览
型号: CLC1004IST6
PDF下载: 下载PDF文件 查看货源
内容描述: 单路和三路, 750MHz的放大器,具有禁用 [Single and Triple, 750MHz Amplifiers with Disable]
分类和应用: 放大器
文件页数/大小: 20 页 / 2474 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号CLC1004IST6的Datasheet PDF文件第3页浏览型号CLC1004IST6的Datasheet PDF文件第4页浏览型号CLC1004IST6的Datasheet PDF文件第5页浏览型号CLC1004IST6的Datasheet PDF文件第6页浏览型号CLC1004IST6的Datasheet PDF文件第8页浏览型号CLC1004IST6的Datasheet PDF文件第9页浏览型号CLC1004IST6的Datasheet PDF文件第10页浏览型号CLC1004IST6的Datasheet PDF文件第11页  
Data Sheet
Electrical Characteristics at ±5V
T
A
= 25°C, V
s
= ±5V, R
f
= R
g
=150Ω, R
L
= 150Ω, G = 2; unless otherwise noted.
symbol
BW
SS
BW
LS
BW
0.1dBSS
BW
0.1dBLS
t
R
, t
F
t
S
OS
SR
HD2
HD3
THD
D
G
D
P
IP3
SFDR
e
n
i
n
X
TALK
V
IO
dV
IO
I
b
dI
b
PSRR
A
OL
I
S
T
ON
T
OFF
OFF
IOS
V
OFF
V
ON
I
SD
parameter
-3dB Bandwidth
Large Signal Bandwidth
0.1dB Gain Flatness
0.1dB Gain Flatness
Rise and Fall Time
Settling Time to 0.1%
Overshoot
Slew Rate
2nd Harmonic Distortion
3rd Harmonic Distortion
Total Harmonic Distortion
Differential Gain
Differential Phase
Third Order Intercept
Spurious Free Dynamic Range
Input Voltage Noise
Input Current Noise
Crosstalk
Input Offset Voltage
(1)
Average Drift
Input Bias Current
(1)
Average Drift
Power Supply Rejection Ratio
(1)
Open-Loop Gain
Supply Current
Turn On Time
Turn Off Time
Off Isolation
Power Down Input Voltage
Enable Input Voltage
Disable Supply Current
(1)
(1)
conditions
G = +2, V
OUT
= 0.2V
pp
G = +2, V
OUT
= 2V
pp
G = +2, V
OUT
= 0.2V
pp
G = +2, V
OUT
= 2V
pp
V
OUT
= 2V step; (10% to 90%)
V
OUT
= 2V step
V
OUT
= 0.2V step
2V step
V
OUT
= 2V
pp
, 5MHz
V
OUT
= 2V
pp
, 5MHz
V
OUT
= 2V
pp
, 5MHz
NTSC (3.58MHz), AC-coupled, R
L
= 150Ω
NTSC (3.58MHz), AC-coupled, R
L
= 150Ω
V
OUT
= 2V
pp
, 10MHz
V
OUT
= 1V
pp
, 5MHz
> 1MHz
> 1MHz
Channel-to-channel 5MHz, V
OUT
= 2V
pp
Min
typ
750
350
200
120
1.3
10
1.5
1400
-71
-82
70
0.02
0.01
41
65
4
4
70
Max
units
MHz
Frequency Domain Response
C
omlinear
CLC1004, CLC1014, CLC3004
Single and Triple, 750MHz Amplifiers with Disable
MHz
MHz
MHz
ns
ns
%
V/µs
dBc
dBc
dB
%
°
dBm
dBc
nV/√Hz
pA/√Hz
dB
10
20
mV
µV/°C
µA
nA/°C
dB
dB
17
mA
ns
ns
dB
V
V
mA
mA
pF
V
dB
Time Domain Response
Distortion/Noise Response
DC Performance
-10
-20
DC
V
OUT
= V
S
/ 2
per channel
40
0
4
3.2
20
56
70
12
20
40
5MHz
DIS pin, disabled if pin is pulled above V
OFF
=
V
s
- 1V
DIS pin, enabled if pin is grouned, left open,
or pulled below V
ON
= V
s
- 2V
CLC1004; DIS
pin is pulled to V
S
CLC3004; DIS
pin is pulled to V
S
Non-inverting
-78
Disabled if > (V
s
- 1V)
Enabled if < (V
s
- 2V)
0.4
0.4
4.5
1.0
±3.2
DC
40
60
0.8
0.9
Disable Characteristics
Input Characteristics
R
IN
C
IN
CMIR
CMRR
Input Resistance
Input Capacitance
Common Mode Input Range
Common Mode Rejection Ratio
(1)
Rev 1A
©2007-2008 CADEKA Microcircuits LLC
www.cadeka.com
7