欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPT7710AIQ 参数 Datasheet PDF下载

SPT7710AIQ图片预览
型号: SPT7710AIQ
PDF下载: 下载PDF文件 查看货源
内容描述: 8 - BIT , 150 MSPS ,FLASH A / D转换器 [8-BIT, 150 MSPS, FLASH A/D CONVERTER]
分类和应用: 转换器
文件页数/大小: 12 页 / 224 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号SPT7710AIQ的Datasheet PDF文件第2页浏览型号SPT7710AIQ的Datasheet PDF文件第3页浏览型号SPT7710AIQ的Datasheet PDF文件第4页浏览型号SPT7710AIQ的Datasheet PDF文件第5页浏览型号SPT7710AIQ的Datasheet PDF文件第6页浏览型号SPT7710AIQ的Datasheet PDF文件第7页浏览型号SPT7710AIQ的Datasheet PDF文件第8页浏览型号SPT7710AIQ的Datasheet PDF文件第9页  
SPT7710
8-BIT, 150 MSPS, FLASH A/D CONVERTER
TECHNICAL DATA
AUGUST 17, 2001
FEATURES
• Metastable errors reduced to 1 LSB
• Low input capacitance: 10 pF
• Wide input bandwidth: 210 MHz
• 150 MSPS conversion rate
• Typical power dissipation: 2.2 watts
APPLICATIONS
• Digital oscilloscopes
• Transient capture
• Radar, EW, ECM
• Direct RF down-conversion
• Medical electronics: ultrasound, CAT instrumentation
GENERAL DESCRIPTION
The SPT7710 is a monolithic flash A/D converter capable
of digitizing a two volt analog input signal into 8-bit digital
words at a 150 MSPS (typ) update rate.
For most applications, no external sample-and-hold is re-
quired for accurate conversion due to the device’s narrow
aperture time, wide bandwidth, and low input capacitance.
A single standard –5.2 volt power supply is required for
operation of the SPT7710, with nominal power dissipation
of 2.2 W. A proprietary decoding scheme reduces meta-
stable errors to the 1 LSB level.
The SPT7710 is available in 42-lead ceramic sidebrazed
DIP, surface-mount 44-lead cerquad and 46-lead PGA
packages; the cerquad and PGA packages allow access
to additional reference ladder taps, an overrange bit, and a
data ready output. The SPT7710 is available in the indus-
trial temperature range.
BLOCK DIAGRAM
V
RTS
V
RTF
Analog Input
(Force or Sense) AGND DGND
V
EE
LINV
MINV
Preamp
256
Comparator
DRINV
MSB D7
DREAD
Clock
Buffer
255
V
R3
152
Overrange
151
D7 MSB
128
V
R2
127
D6
256 to
8-Bit
Encoder
D6
ECL
Latches
and
Buffers
D5
D4
64
D5
V
R1
63
D4
D3
2
D2
D1
D0 LSB
V
RBF
V
RBS
Convert
CLK
CLK
2
LSB D0
D1
D2
D3
These functions are
available in the PGA and
cerquad packages only.
1
Analog Input
(Sense or Force)
VEE
AGND