欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPT7734 参数 Datasheet PDF下载

SPT7734图片预览
型号: SPT7734
PDF下载: 下载PDF文件 查看货源
内容描述: 8位, 40 MSPS , 175 mW的A / D转换器 [8-BIT, 40 MSPS,175 mW A/D CONVERTER]
分类和应用: 转换器
文件页数/大小: 9 页 / 191 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号SPT7734的Datasheet PDF文件第2页浏览型号SPT7734的Datasheet PDF文件第3页浏览型号SPT7734的Datasheet PDF文件第4页浏览型号SPT7734的Datasheet PDF文件第5页浏览型号SPT7734的Datasheet PDF文件第6页浏览型号SPT7734的Datasheet PDF文件第7页浏览型号SPT7734的Datasheet PDF文件第8页浏览型号SPT7734的Datasheet PDF文件第9页  
SPT7734
8-BIT, 40 MSPS,175 mW A/D CONVERTER
FEATURES
Monolithic 40 MSPS Converter
175 mW Power Dissipation
On-Chip Track-and-Hold
Single +5 V Power Supply
TTL/CMOS Outputs
5 pF Input Capacitance
Low Cost
Tri-State Output Buffers
High ESD Protection: 3,500 V Minimum
Selectable +3 V or +5 V Logic I/O
APPLICATIONS
• All High-Speed Applications Where
Low Power Dissipation is Required
• Video Imaging
• Medical Imaging
• Radar Receivers
• IR Imaging
• Digital Communications
GENERAL DESCRIPTION
The SPT7734 is a 8-bit monolithic, low cost, ultralow power
analog-to-digital converter capable of minimum word rates
of 40 MSPS. The on-chip track-and-hold function assures
very good dynamic performance without the need for exter-
nal components. The input drive requirements are mini-
mized due to the SPT7734's low input capacitance of only
5 pF.
Power dissipation is extremely low at only 175 mW typical at
40 MSPS with a power supply of +5.0 V. The digital outputs
are +3 V or +5 V, and are user selectable. The SPT7734 has
incorporated proprietary circuit design and CMOS process-
ing technologies to achieve its advanced performance. In-
puts and outputs are TTL/CMOS compatible to interface with
TTL/CMOS logic systems. Output data format is straight
binary.
The SPT7734 is available in 28-lead SOIC and 32-lead small
(7 mm square) TQFP packages over the commercial tem-
perature range.
BLOCK DIAGRAM
ADC Section 1
A
IN
1:16
Mux
T/H
Auto-
Zero
CMP
9-Bit
SAR
9
9
D8 Overrange
D7 (MSB)
D6
P1
P2
CLK In
Timing
P15
and
Control
Enable
P16
DAC
.
.
.
ADC Section 2
.
.
.
9
.
.
.
.
.
.
ADC Section 15
ADC Section 16
T/H
Auto-
Zero
CMP
9
9-Bit
16:1
Mux/
Error
Correction
D5
D4
D3
D2
D1
DØ (LSB)
9-Bit
SAR
9
DAC
9
Data
Vali
d
Ref
In
Reference Ladder
VREF