欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPT7850SIS 参数 Datasheet PDF下载

SPT7850SIS图片预览
型号: SPT7850SIS
PDF下载: 下载PDF文件 查看货源
内容描述: 10位, 20 MSPS , 140 mW的A / D转换器 [10-BIT, 20 MSPS, 140 mW A/D CONVERTER]
分类和应用: 转换器
文件页数/大小: 13 页 / 191 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号SPT7850SIS的Datasheet PDF文件第2页浏览型号SPT7850SIS的Datasheet PDF文件第3页浏览型号SPT7850SIS的Datasheet PDF文件第4页浏览型号SPT7850SIS的Datasheet PDF文件第5页浏览型号SPT7850SIS的Datasheet PDF文件第6页浏览型号SPT7850SIS的Datasheet PDF文件第7页浏览型号SPT7850SIS的Datasheet PDF文件第8页浏览型号SPT7850SIS的Datasheet PDF文件第9页  
SPT7850
10-BIT, 20 MSPS, 140 mW A/D CONVERTER
TECHNICAL DATA
JUNE 15, 2001
FEATURES
• Monolithic 20 MSPS converter
• 140 mW power dissipation
• On-chip track-and-hold
• Single +5 V power supply
• TTL/CMOS outputs
• 5 pF input capacitance
• Low cost
• Tri-state output buffers
• High ESD protection: 3,500 V minimum
• Selectable +3 V or +5 V logic I/O
APPLICATIONS
• All high-speed applications where low power
dissipation is required
• Video imaging
• Medical imaging
• IR imaging
• Scanners
• Digital communications
GENERAL DESCRIPTION
The SPT7850 is a 10-bit monolithic, low-cost, ultralow-
power analog-to-digital converter capable of minimum
word rates of 20 MSPS. The on-chip track-and-hold func-
tion assures very good dynamic performance without the
need for external components. The input drive require-
ments are minimized due to the SPT7850’s low input
capacitance of only 5 pF.
Power dissipation is extremely low at only 140 mW typical
(165 mW maximum) at 20 MSPS with a power supply of
+5.0 V. The digital outputs are +3 V or +5 V, and are user
selectable. The SPT7850 is pin-compatible with an entire
family of 10-bit, CMOS converters (SPT7835/40/50/55/60/
61), which simplifies upgrades. The SPT7850 has incorpo-
rated proprietary circuit design* and CMOS processing
technologies to achieve its advanced performance. Inputs
and outputs are TTL/CMOS-compatible to interface with
TTL/CMOS logic systems. Output data format is straight
binary.
The SPT7850 is available in 28-lead 300 mil PDIP and
32-lead small (7 mm square) TQFP packages over the
commercial temperature range, and in a 28-lead SOIC
package over the industrial temperature range.
*Patent pending
BLOCK DIAGRAM
ADC Section 1
A
IN
1:8
Mux
T/H
Auto-
Zero
CMP
11-Bit
SAR
11
11
D10 Overrange
D9 (MSB)
D8
D7
D6
D5
D4
D3
D2
D1
P1
DAC
CLK In
Timing
and
Control
Enable
.
.
.
P7
P2
P8
.
.
.
ADC Section 7
ADC Section 2
ADC Section 8
T/H
Auto-
Zero
CMP
.
.
.
11-Bit
SAR
11
DAC
11
.
.
.
11
11
11-Bit
8:1
Mux/
Error
Correction
Data
Valid
Ref
In
Reference Ladder
V
REF
D0 (LSB)