PRELIMINARY
CM2006
VGA Port Companion Circuit For Monitors
Features
•
•
•
•
Includes ESD protection, level-shifting, buffering
and sync impedance matching
VESA VSIS Version 1 Revision 2 Compatible Inter-
face
Supports Optional NAVI Signalling requirements
7 channels of ESD protection for all VGA port con-
nector pins meeting IEC-61000-4-2 Level 4 ESD
requirements (
±
8kV contact discharge)
Very low loading capacitance from ESD protection
diodes on VIDEO lines, 3pF maximum
Schmitt triggered input buffers for HSYNC and
VSYNC lines
Bi-directional level shifting N-channel FETs pro-
vided for DDC_CLK & DDC_DATA channels
Backdrive protection on all lines
Compact 16-lead QSOP package
Product Description
The CM2006 connects between the VGA or DVI-I port
connector and the internal analog or digital flat panel
controller logic. The CM2006 incorporates ESD protec-
tion for all signals, level shifting for the DDC signals
and buffering for the SYNC signals. ESD protection for
the video, DDC and SYNC lines is implemented with
low-capacitance current steering diodes.
All connector interface pins are designed to safely han-
dle the high current spikes specified by IEC-61000-4-2
Level 4 (±8kV contact discharge). The ESD protection
for the DDC, SYNC and VIDEO signal pins is designed
to prevent "back current" when the device is powered
down while connected to a video source that is pow-
ered up.
Separate positive supply rails are provided for the
VIDEO / SYNC signals and DDC signals to facilitate
interfacing with low voltage video controller ICs and
microcontrollers to provide design flexibility in multi-
supply-voltage environments.
Two Schmitt-Triggered non-inverting buffers redrive
and condition the HSYNC and VSYNC signals from the
video Connector (SYNC1, SYNC2). These buffers
accept VESA VSIS compliant TTL input signals and
convert them to CMOS output levels that swing
between Ground and V
CC
.
(cont’d
next page)
•
•
•
•
•
Applications
•
VGA and DVI-I ports in:
- Monitors
- Set Top Boxes
Simplified Electrical Schematic
V
CC_DDC
BYP
8
7
V
CC
1
10
11
DDC_OUT1
DDC_OUT2
VIDEO_1
VIDEO_2
VIDEO_3
GND
3
4
5
6
16
9
12
2
13
15
14
R
T
R
T
GND
DDC_IN1
DDC_IN2
ENABLE
SYNC_IN1
SYNC_IN2
SYNC_OUT2
SYNC_OUT1
© 2006 California Micro Devices Corp. All rights reserved.
02/21/06
490 N. McCarthy Blvd., Milpitas, CA 95035-5112
●
Tel: 408.263.3214
●
Fax: 408.263.7846
●
www.cmd.com
1