欢迎访问ic37.com |
会员登录 免费注册
发布采购

CM3196-12SB 参数 Datasheet PDF下载

CM3196-12SB图片预览
型号: CM3196-12SB
PDF下载: 下载PDF文件 查看货源
内容描述: 2A吸入/源DDR -I , -II总线终端稳压器 [2A Sink/Source DDR-I, -II Bus Termination Regulator]
分类和应用: 稳压器双倍数据速率
文件页数/大小: 13 页 / 362 K
品牌: CALMIRCO [ CALIFORNIA MICRO DEVICES CORP ]
 浏览型号CM3196-12SB的Datasheet PDF文件第2页浏览型号CM3196-12SB的Datasheet PDF文件第3页浏览型号CM3196-12SB的Datasheet PDF文件第4页浏览型号CM3196-12SB的Datasheet PDF文件第5页浏览型号CM3196-12SB的Datasheet PDF文件第6页浏览型号CM3196-12SB的Datasheet PDF文件第7页浏览型号CM3196-12SB的Datasheet PDF文件第8页浏览型号CM3196-12SB的Datasheet PDF文件第9页  
CM3196
2A Sink/Source DDR-I, -II Bus Termination Regulator
Features
Ideal for DDR-I, -II V
TT
applications
Sinks and sources 2A for DDR-I, 0.6A for DDR-II
Shutdown input to support ACPI states
Operates down to 1.5V input voltage
Integrated power MOSFETs
Overcurrent protection
Over temperature protection
Excellent accuracy
V
TT
= V
REF
± 30mV
V
TT
= V
DDQ
/2 ± 2%
8-pin SOIC or PSOP package
Lead-free versions available
Product Description
The CM3196 is a sinking and sourcing regulator specif-
ically designed for DDR-I, -II V
TT
bus termination. The
output voltage accurately tracks V
DDQ
/2. For DDR-I it
can source and sink current up to 2A with a load regu-
lation of 0.5%. This current adequately serves both sin-
gle and dual channel DDR-I memory systems. For
power conscious notebook applications, the CM3196
also operates from a V
DDQ
of 1.5V or 1.8V with less
current drive. For DDR-II applications, the CM3196
provides up to 0.6A at 0.9V to drive the memory con-
troller V
TT.
For boards which support Suspend to RAM (STR)
functionality, the CM3196 provides a Shutdown (SD)
pin. When SD is set low, V
TT
will be in tri-state mode,
causing the output to go high impedance. In this mode,
CM3196 power is saved by significantly reducing the
quiescent current. V
REF
voltage remains V
DDQ
/2.
The CM3196 provides overcurrent and over tempera-
ture protection. These features protect the chip from
excessive heating due to high current and high temper-
ature.
The CM3196 is housed in an 8-pin SOIC or PSOP
package and is available with optional lead-free finish-
ing.
Applications
DDR-I, -II memory termination
Active termination buses
Graphics card memory termination
Simplified Electrical Schematic
AV
IN
V
DDQ
PV
IN
SD
Over Temp
Over Current
Reference
50K
Driver
V
REF
OUT
IN
V
TT
50K
Buffer
V
SENSE
GND
© 2004 California Micro Devices Corp. All rights reserved.
04/22/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
Tel: 408.263.3214
Fax: 408.263.7846
www.calmicro.com
1