欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74S1051R 参数 Datasheet PDF下载

SN74S1051R图片预览
型号: SN74S1051R
PDF下载: 下载PDF文件 查看货源
内容描述: 12位肖特基势垒二极管总线端接 [12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR]
分类和应用: 二极管
文件页数/大小: 2 页 / 174 K
品牌: CALMIRCO [ CALIFORNIA MICRO DEVICES CORP ]
 浏览型号SN74S1051R的Datasheet PDF文件第1页  
CALIFORNIA MICRO DEVICES
SN 74S1051
ABSOLUTE MAXIMUM RATINGS
Parameter
Supply Voltage
Channel clamp current (continuous)
Operating Temperature
Storage Temperature
Package Power Rating
STANDARD SPECIFICATIONS
Symbol
V
DD
I
clamp
Tstg
Rating
-0.3V to +7V
±50mA
0
O
C to 70
O
C
-65
O
C to +150
O
C
625mW, max.
The absolute maximum ratings are limiting values, to be applied individually, beyond which the device may be permanently damaged. Functional
operation under any of these conditions is not guaranteed. Exposing the device to its absolute maximum rating may
affect its reliability.
DIODE CHARACTERISTICS (T
A
= 0
O
to 70
O
C)
Parameter
Conditions
Min
Diode foward voltage
To V
DD
I
F
= 16 mA
I
F
= 50 mA
0.55V
From GND
I
F
= 16 mA
I
F
= 50 mA
0.50V
Reverse Recovery Time (See Note 1) I
F
= 50mA (estimated)
Channel leakage
0
V
IN
V
DD
Input Capacitance
f = 1 MHz, V
IN
= 2.5V, T
A
= 25
O
C, V
DD
= 5.0V
ESD Protection
MIL-STD-883, Method 3015
4KV
Typ
0.55V
0.70V
0.50V
0.65V
0.1µA
5pF
Max
0.70V
0.90V
0.65V
0.85V
<400pS
5µA
STANDARD PART ORDERING INFORMATION
Pa c k a g e
Orde ring Part N um be r
Pins
Style
Tube s
Tape & R e e l
16
SOIC Narrow
SN 74S1051/T
SN 74S1051/R
Part Mark ing
SN 74S1051
Note 1:
The test circuit depicts the Schottky diodes in their typical application. The impact of a reverse recovery time is measured
using a narrow pulse with 670- pS rise and fall times. This pulse propagates down a 60 cm, 54 ohm strip line fabricated
on a multi-layer, controlled impedance printed circuit board. In testing the ground clamp diode, the negative going edge
of the pulse causes a reflection which forces the diode under test to become forward biased. The positive going edge of
the pulse attempts to pull this diode out of forward conduction. A reverse recovery phenomenon would cause a delay
between the known arrival time of the positive edge and the observed edge due to the time it takes for the forward biased
diode to actually become reversed biased. In this measurement, however, there is no observable difference and therefore
no delay for the positive edge due to the presence of the diode. The waveforms are adjusted to individually test the
ground and V
DD
clamps. See test circuit.
V
DD
ABT16244A
Pulse
Generator
Z
0
, L
Diode
under
test
Test Circuit. Line length, pulse width and duty cycle are selected such as that only one reflection is involved
in the measurement.
©1998 California Micro Devices Corp. All rights reserved.
2
215 Topaz Street, Milpitas, California 95035
Tel: (408) 263-3214
Fax: (408) 263-7846
www.calmicro.com
4 / 98