CALIFORNIA MICRO DEVICES
CALIFORNIA MICRO DEVICES
SUPER 1284
Applications
ECP/EPP Parallel Port termination
PC Peripherals
Notebook and Desktop computers
Engineering Workstations and Servers
P/ACTIVE IEEE 1284 ECP/EPP TERMINATION NETWORK
Features
Single chip IEEE 1284 parallel port termination
28 pin QSOP package, smallest physical solution
17 terminating lines in a single package
In system ESD protection to 8KV, HBM
In system ESD protection to 4KV per IEC1000-4-2
Protects downstream devices to 30V
Product Description
California Micro Devices Super 1284 Parallel Port Termination Network provides a complete integrated solution for the entire
IEEE 1284 interface in a single QSOP package.
Advanced, enhanced high-speed parallel ports, conforming to the IEEE 1284 standard, are used to provide communications
with external devices such as tape back-up drives, ZIP drives, printers, parallel port SCSI adapters, external LAN adapters, scanners,
video capture, and other PC peripherals. These advanced ports support bi-directional transfers to 2MB/sec. To effectively support
these higher transfer data rates, the IEEE 1284 standard recommends a combined termination, pull-up filter network between
the driver/receiver and the cable at both ends of the parallel port interface. In addition, government EMC compatibility
requirements impose strict filtering on the parallel port. California Micro Devices Super 1284 Parallel Port Termination Network
addresses all of these requirements by providing a seventeen line, IEEE 1284 compliant network in a thin film integrated circuit.
The device provides a complete parallel port termination solution for space critical applications by integrating a total of 43
discrete components. In addition, all I/O pins are ESD protected for contact discharges up to 4KV per the Human Body Model.
However, the output pins of the device which have the highest probability of exposure to ESD pulses are protected to 8KV, HBM,
thereby providing the necessary robustness for the ports application environment.
California Micro Devices P/Active technology provides high reliability and low cost through manufacturing efficiency. The resistors
and capacitors are fabricated using proprietary state-of-the-art thin film technology. California Micro Devices solution is silicon-
based and has the same reliability characteristics as todays integrated circuits.
Absolute Tolerance (R)
Absolute Tolerance (C)
Operating Temperature Range
VCC
Power Rating/Resistor
Maximum Leakage Current
(at VCC Max)
Signal Clamp Voltage:
Positive Clamp
Negative Clamp
Storage Temperature
Package Power Rating
STANDARD SPECIFICATIONS
±10%
±20%
0
o
C to 70
o
C
6V max
100mW
1µA@25
o
C
>6V
<-6V
-65
o
C to +150
o
C
1.00W, max.
R 1(
W)
2.2K
4.7K
STANDARD VALUES
R 2(
W)
33
33
C( p F)
220
180
R C Co d e
02
0
4
SCHEMATIC CONFIGURATION
28
27
26
25
24
23
GND
22 21
V
CC
20
19
18
17
16
15
R1
R1
R1
R1
R1
R1
R1
R1
R1
R1
R1
R1
R1
R1
R1
R1
R1
R2
C
C
C
C
C
C
R2
C
R2
C
R2
C
R2
C
C
R2
C
C
R2
C
C
R2
C
R2
C
1
2
3
4
5
6
7
8
9 10
11 12
13
14
©1998 California Micro Devices Corp. All rights reserved.
© 1998 California Micro Devices Corp. All rights reserved. PAC is a trademark of California Micro Devices.
P/Active
®
is a registered trademark and
7/98 Rev. 1
7/98 Rev. 1
215 Topaz Street, Milpitas, California 95035
215 Topaz Street, Milpitas, California 95035
C0150897D
Tel: (408) 263-3214
Tel: (408) 263-3214
Fax: (408) 263-7846
Fax: (408) 263-7846
www.calmicro.com
www.calmicro.com
1
CALMIRCO [ CALIFORNIA MICRO DEVICES CORP ]
