CAT1163
Acknowledge Polling
Disabling of the inputs can be used to take
advantage of the typical write cycle time. Once the
stop condition is issued to indicate the end of the
host’s write opration, the CAT1163 initiates the
internal write cycle. ACK polling can be initiated
immediately. This involves issuing the start condition
followed by the slave address for a write operation. If
the CAT1163 is still busy with the write operation, no
ACK will be returned. If a write operation has
completed, an ACK will be returned and the host can
then proceed with the next read or write operation.
READ OPERATIONS
The READ operation for the CAT1163 is initiated in the
same manner as the write operation with one exception,
¯¯
that R/W bit is set to one. Three different READ ope–
rations are possible: Immediate/Current Address READ,
Selective/Random READ and Sequential READ.
Immediate/Current Address Read
The CAT1163’s address counter contains the address
of the last byte accessed, incremented by one. In other
words, if the last READ or WRITE access was to
address N, the READ immediately following would
access data from address N+1. For all devices,
N=E=2047. The counter will wrap around to Zero and
continue to clock out valid data for the 16K devices.
After the CAT1163 receives its slave address
¯¯
information (with the R/W bit set to one), it issues an
acknowledge, then transmits the 8-bit byte requested.
The master device does not send an acknowledge, but
will generate a STOP condition.
WRITE PROTECTION
The Write Protection feature allows the user to
protect against inadvertent memory array program-
ming. If the WP pin is tied to V
CC
, the entire memory
array is protected and becomes read only. The
CAT1163 will accept both slave and byte addresses,
but the memory location accessed is protected from
programming by the device’s failure to send an
acknowledge after the first byte of data is received.
Figure 9. Immediate Address Read Timing
S
T
A
R
T
S
BUS ACTIVIT Y:
MASTER
SDA LINE
SLAVE
ADDRESS
S
T
O
P
P
A
C
K
DATA
N
O
A
C
K
SCL
8
9
SDA
8TH BI T
DATA OUT
NO ACK
STOP
© 2007 Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
9
Doc. No. 3003 Rev. E
CATALYST [ CATALYST SEMICONDUCTOR ]
