欢迎访问ic37.com |
会员登录 免费注册
发布采购

CAT706VI-G 参数 Datasheet PDF下载

CAT706VI-G图片预览
型号: CAT706VI-G
PDF下载: 下载PDF文件 查看货源
内容描述: μP监控电路 [レP Supervisory Circuits]
分类和应用: 监控
文件页数/大小: 14 页 / 230 K
品牌: CATALYST [ CATALYST SEMICONDUCTOR ]
 浏览型号CAT706VI-G的Datasheet PDF文件第4页浏览型号CAT706VI-G的Datasheet PDF文件第5页浏览型号CAT706VI-G的Datasheet PDF文件第6页浏览型号CAT706VI-G的Datasheet PDF文件第7页浏览型号CAT706VI-G的Datasheet PDF文件第9页浏览型号CAT706VI-G的Datasheet PDF文件第10页浏览型号CAT706VI-G的Datasheet PDF文件第11页浏览型号CAT706VI-G的Datasheet PDF文件第12页  
CAT705, CAT706, CAT813
WATCHDOG TIMER
The CAT705, CAT706, & CAT813 provide a
Watchdog input (WDI). The watchdog timer function
¯¯¯¯¯¯
forces RESET (and RESET in the CAT813) signals
active when the WDI input does not have a transition
from low-to-high or high-to-low within 1.12 seconds.
¯¯¯¯¯¯
Timeout of the watchdog starts when RESET (RESET
on the CAT813) becomes inactive. If a transition
occurs on the WDI input pin prior to the watchdog
time-out, the watchdog timer is reset and begins to
time-out again. If the watchdog timer is allowed to
time-out, then the reset output(s) will go active for t
RP
and once released will repeat the watchdog timeout
process.
Figure 3 below shows a typical implementation of a
watchdog function. Any processor signal that repeats
dependant on the normal operation of the processor
or directed by the software operating on the processor
can be used to strobe the watchdog input. The most
reliable is a dedicated I/O output transitioned by a
specific software instruction.
The watchdog can be disabled by floating (or tri-
stating) the WDI input (see Figure 4). If the watchdog
is disabled the WDI pin will be pulled low for the first
th
7/8 ’s of the watchdog period (t
WD
) and pulled high for
the last 1/8
th
of the watchdog period. This pulling low
of the WDI input and then high is used to detect an
open or tri-state condition and will continue to repeat
until the WDI input is driven high or low.
For most efficient operation of devices with the
watchdog function the WDI input should be held low
the majority of the time and only strobed high as
required to reset the watchdog timer.
MR
V
CC
GND
PFI
WDO
RESET/RESET
WDI
PFO
PIC
µC
MCLR
ADDRESS
DECODER
CAT705
CAT706
CAT813
Figure 3. Watchdog Timer
V
CC
MR
V
CC
GND
PFI
WDO
RESET/RESET
WDI
PFO
Tristate
CAT705
CAT706
CAT813
150kΩ
µC
OUTPUT
110kΩ
Figure 4. Watchdog Disable Circuit
Doc. No. MD-3030 Rev. A
8
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice