欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS5101A-JL8 参数 Datasheet PDF下载

CS5101A-JL8图片预览
型号: CS5101A-JL8
PDF下载: 下载PDF文件 查看货源
内容描述: 16位, 100kHz的/ 20kHz的A / D转换器 [16-Bit, 100kHz/ 20kHz A/D Converters]
分类和应用: 转换器
文件页数/大小: 40 页 / 461 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS5101A-JL8的Datasheet PDF文件第2页浏览型号CS5101A-JL8的Datasheet PDF文件第3页浏览型号CS5101A-JL8的Datasheet PDF文件第4页浏览型号CS5101A-JL8的Datasheet PDF文件第5页浏览型号CS5101A-JL8的Datasheet PDF文件第6页浏览型号CS5101A-JL8的Datasheet PDF文件第7页浏览型号CS5101A-JL8的Datasheet PDF文件第8页浏览型号CS5101A-JL8的Datasheet PDF文件第9页  
CS5101A
CS5102A
16-Bit, 100 kHz / 20 kHz A/D Converters
Features
l
Monolithic
Description
CMOS A/D Converters
The CS5101A and CS5102A are 16-bit monolithic
CMOS analog-to-digital converters capable of 100 kHz
(5101A) and 20 kHz (5102A) throughput. The
CS5102A’s low power consumption of 44 mW, coupled
with a power down mode, makes it particularly suitable
for battery powered operation.
On-chip self-calibration circuitry achieves nonlinearity of
±0.001% of FS and guarantees 16-bit no missing codes
over the entire specified temperature range. Superior lin-
earity also leads to 92 dB S/(N+D) with harmonics below
-100 dB. Offset and full-scale errors are minimized dur-
ing the calibration cycle, eliminating the need for external
trimming.
The CS5101A and CS5102A each consist of a 2-chan-
nel input multiplexer, DAC, conversion and calibration
microcontroller, clock generator, comparator, and serial
communications port. The inherent sampling architec-
ture of the device eliminates the need for an external
track and hold amplifier.
The converters' 16-bit data is output in serial form with ei-
ther binary or 2's complement coding. Three output
timing modes are available for easy interfacing to micro-
controllers and shift registers. Unipolar and bipolar input
ranges are digitally selectable.
ORDERING INFORMATION
See page 36.
-
Inherent Sampling Architecture
-
2-Channel Input Multiplexer
-
Flexible Serial Output Port
l
Ultra-Low
Distortion
-
S/(N+D): 92 dB
-
THD: 0.001%
l
Conversion
Time
-
CS5101A: 8 µs
-
CS5102A: 40 µs
l
Linearity
Error: ±0.001% FS
Maintains Accuracy
-
Guaranteed No Missing Codes
l
Self-Calibration
l
Low
-
Over Time and Temperature
Power Consumption
-
CS5101A: 320 mW
-
CS5102A: 44 mW
-
Power-down Mode: <1 mW
l
Evaluation
Board Available
I
HOLD SLEEPRST STBY CODE BP/UP CRS/FIN TRK1 TRK2 SSH/SDLSDATA
12
28
2
5
16
17
10
8
9
11
15
CLKIN
XOUT
REFBUF
VREF
AIN1
AIN2
CH1/2
AGND
3
4
21
20
19
24
13
22
Clock
Generator
14
Control
Calibration
SRAM
SCLK
-
+
-
+
-
+
25
VA+
23
VA-
Microcontroller
26
TEST
SCKMOD
OUTMOD
16-Bit Charge
Redistribution
DAC
27
-
+
Comparator
18
6
DGND
1
VD-
7
VD+
Cirrus Logic, Inc.
Crystal Semiconductor Products Division
P.O. Box 17847, Austin, Texas 78760
(512) 445 7222 FAX: (512) 445 7581
http://www.crystal.com
Copyright
©
Cirrus Logic, Inc. 1997
(All Rights Reserved)
MAR ‘95
DS45F2
1