CS5510/11/12/13
SWITCHING CHARACTERISTICS - CS5510/12
(T
A
= 25° C; V+ = 5 V ±5%; V- = 0 V; Input Levels: Logic 0 = 0 V, Logic 1 = V+; C
L
= 50 pF)
Parameter
Master Clock Timing
Master Clock Frequency (CS5510)
Master Clock Frequency (CS5512)
Master Clock Duty Cycle
Rise Times
(Note 21)
CSB
SCLK
SDO
(Note 21)
CSB
SCLK
SDO
t
rise
-
-
-
t
fall
-
-
-
10
10
200
10
2
2
-
-
-
200
-
-
50
32.768
32.768
-
-
-
-
-
-
-
-
1.0
10
-
130
200
2000
-
60
60
150
150
150
-
µs
µs
ns
kHz
kHz
µs
µs
µs
µs
ns
ns
ns
ns
-
-
50
1.0
10
-
µs
µs
ns
(Note 20) SCLK
(Note 20) SCLK
10
10
40
32.768
32.768
-
130
200
60
kHz
kHz
%
Symbol
Min
Typ
Max
Unit
Fall Times
Serial Port Timing
Serial Clock Frequency (CS5510)
Serial Clock Frequency (CS5512)
SCLK High to Enter Sleep
SCLK Low to Exit Sleep
Serial Clock
SDO Read Timing
CS
to Data Valid
(Note 22) SCLK
(Note 22) SCLK
(Note 22)
Pulse Width High
Pulse Width Low
t
SLP
t
1
t
2
t
3
t
4
t
5
t
11
(Note 22) t
WAKE
SCLK Falling to New Data Bit
CS
Rising to SDO Hi-Z
CS
Falling to SCLK Rising
Notes: 20. Device parameters are specified with 32.768 kHz clock; however, clocks up to 130 kHz (CS5510) or
200 kHz (CS5512) can be used for increased throughput. Higher clock rates will result in degraded
linearity specifications, as shown in Figures 14 and 15.
21. Specified using 10% and 90% points on waveform of interest. Output loaded with 50 pF.
22. On the CS5510/12, the serial clock input (SCLK) provides the master clock to operate the converter as
well as the serial data clock used to read conversion data. If SCLK is held high (logic 1) for t
SLP
or longer,
the CS5510/12 enters sleep. To exit from sleep mode, SCLK must be held low (logic 0) for t
WAKE
or
longer.
DS337F4
7
CIRRUS [ CIRRUS LOGIC ]
