欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS61582-IQ5 参数 Datasheet PDF下载

CS61582-IQ5图片预览
型号: CS61582-IQ5
PDF下载: 下载PDF文件 查看货源
内容描述: 双T1 / E1线路接口 [DUAL T1/E1 LINE INTERFACE]
分类和应用:
文件页数/大小: 32 页 / 484 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS61582-IQ5的Datasheet PDF文件第2页浏览型号CS61582-IQ5的Datasheet PDF文件第3页浏览型号CS61582-IQ5的Datasheet PDF文件第4页浏览型号CS61582-IQ5的Datasheet PDF文件第5页浏览型号CS61582-IQ5的Datasheet PDF文件第6页浏览型号CS61582-IQ5的Datasheet PDF文件第7页浏览型号CS61582-IQ5的Datasheet PDF文件第8页浏览型号CS61582-IQ5的Datasheet PDF文件第9页  
CS61582
Dual T1/E1 Line Interface
Features
General Description
a dual line interface
Dual T1/E1 Line Interface Optimized for
The CS61582 isT1/E1 asynchronous or optimized for
highly-integrated
synchronous
Mutiplexer Applications
multiplexer applications such as SONET and SDH.
Low Power Consumption
(Typically 220mW per Line Interface)
Transmit Driver Performance Monitors
Jitter Attenuation in the Transmit Path
Matched Impedance Transmit Drivers
Supports JTAG Boundary Scan
Hardware Mode Derivative of the CS61584
Each channel features individual control and status
pins which eliminates the need for external microproc-
essor support. The matched impedance drivers reduce
power consumption and provide substantial return loss
to insure superior T1/E1 pulse quality.
The CS61582 provides two transmitter driver perform-
ance monitor circuits and JTAG boundary scan to
enhance system testability and reliability. The CS61582
is a 5 volt device that is a hardware mode derivative of
the CS61584.
ORDERING INFORMATION
CS61582-IQ5, 64-pin TQFP, -40 to +85 °C
CLKE
RESET
TAOS1
LLOOP1
RLOOP1
CON01
CON11
CON21
TAOS2
LLOOP2
RLOOP2
CON02 CON12
CON22
CONTROL
R
E
M
O
T
E
L
O
O
P
B
A
C
K
R
E
M
O
T
E
L
O
O
P
B
A
C
K
L
O
C
A
L
L
O
O
P
B
A
C
K
1
L
O
C
A
L
L
O
O
P
B
A
C
K
1
TCLK1
TPOS1
TNEG1
RCLK1
RPOS1
RNEG1
JITTE R
A TTE N U A TO R
TAOS
P U LS E
S H A P ING
C IR C U ITR Y
TTIP1
DRIVER
TRING1
D R IV E R
P E R FO R M A N C E
M O N ITO R
M TIP 1
M R IN G 1
RTIP1
RECEIVER
RRING1
LO S
DETECT
C LO C K &
D A TA
RECO VERY
TCLK2
TPOS2
TNEG2
RCLK2
RPOS2
RNEG2
JITTE R
A TTE N U A TO R
TAOS
P U LS E
S H A P ING
C IR C U ITR Y
TTIP2
DRIVER
TRING2
D R IV E R
P E R FO R M A N C E
M O N ITO R
M TIP 2
M R IN G 2
RTIP2
RECEIVER
RRING2
LO S
DETECT
C LO C K &
D A TA
RECO VERY
JTAG
4
CLOCK GENERATOR
2
REFCLK
1XCLK
LO S 1 LO S 2
DPM1 DPM2
2
2
2
3
2
T V + TG N D R V + R G N D D V + D G N D A V + A G N D B G R E F
Crystal Semiconductor Corporation
P. O. Box 17847, Austin, Texas, 78760
(512) 445 7222 FAX:(512) 445 7581
Copyright
©
Crystal Semiconductor Corporation 1996
(All Rights Reserved)
JULY ’96
DS224PP1
1