欢迎访问ic37.com |
会员登录 免费注册
发布采购

PA15FL 参数 Datasheet PDF下载

PA15FL图片预览
型号: PA15FL
PDF下载: 下载PDF文件 查看货源
内容描述: 高压功率运算放大器 [High Voltage Power Operational Amplifiers]
分类和应用: 运算放大器高压
文件页数/大小: 5 页 / 191 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号PA15FL的Datasheet PDF文件第2页浏览型号PA15FL的Datasheet PDF文件第3页浏览型号PA15FL的Datasheet PDF文件第4页浏览型号PA15FL的Datasheet PDF文件第5页  
Product
I
P
n
r
n o v a
c
t
t
o
n
n
n o v a t i o n F
odu
PA15FL,
i
I
PA15FLA
r o m
From
PA15FL • PA15FLA
PA15FL • PA15FLA
High Voltage Power Operational Amplifiers
FEATURES
• HIGH VOLTAGE — 450V (±225V)
• LOW COST
• LOW QUIESCENT CURRENT — 3.0mA MAX
• HIGH OUTPUT CURRENT — 200mA
• PROGRAMMABLE CURRENT LIMIT
APPLICATIONS
• PIEZOELECTRIC POSITIONING
• HIGH VOLTAGE INSTRUMENTATION
• ELECTROSTATIC TRANSDUCERS
• PROGRAMMABLE POWER SUPPLIES UP TO 440V
10-PIN SIP
PACKAGE STYLE fL
TYPICAL APPLICATION
R
F
+V
S
R
IN
1
PA15FL
COMPUTER
FOCUS
COMMAND
VOLTAGE
2
5
-V
S
7
6
10
PIEZO DRIVE
V
OUT
Formed leads available
See package style FU
DESCRIPTION
The PA15FL is a high voltage, low quiescent current MOSFET
operational amplifier designed as a low cost solution for driving
continuous output currents up to 200mA and pulse currents up
to 350mA into capacitive loads. The safe operating area (SOA)
has no second breakdown limitations and can be observed for
all type loads by choosing an appropriate current limiting resistor.
The MOSFET input stage has integrated static and differential
mode protection. The MOSFET output stage is biased AB for
linear operation. External compensation provides flexibility
in choosing bandwidth and slew rate for the application. The
10-pin power SIP package is electrically isolated.
R
CL
EQUIVALENT SCHEMATIC
6
+V
S
R1 R2
C1
R3
LOW POWER, PIEZOELECTRIC POSITIONING
Piezo positioning may be applied to the focusing of segment-
ed mirror systems. The composite mirror may be composed of
hundreds of elements, each requiring focusing under computer
control. In such complex systems the PA15FL reduces the
costs of power supplies and cooling with its advantages of low
cost and low quiescent power consumption while increasing
circuit density with the SIP package.
Q1
Q6
Q5
Q2
8
CC2
Q3
R4
Q4
ILIM
7
9
CC1
Q8
Q11
EXTERNAL CONNECTIONS
1
2
3
NC
4
NC
5
–V
S
6
7
R
C
8
9
C
C2
C
C1
10
OUT
+V
S
I
LIM
R7
1
–IN
R5
R8
R9
R6
Q12
Q13
10
OUT
–IN
2
+IN
Q15
R11
R10
Q16
Q14
+IN
C
C
R
CL
PHASE COMPENSATION
R12
–V
S
5
GAIN
≥1
≥ 10
R
CL
C
C
33pf
OPEN
.6
I
CL
R
C
1KΩ
OPEN
PA15FLU
http://www.cirrus.com
Copyright © Cirrus Logic, Inc. 2009
(All Rights Reserved)
MAY 2009
1
APEX − PA15FLUREVC