欢迎访问ic37.com |
会员登录 免费注册
发布采购

FX619J 参数 Datasheet PDF下载

FX619J图片预览
型号: FX619J
PDF下载: 下载PDF文件 查看货源
内容描述: CML半导体产品产品信息 [CML Semiconductor Products PRODUCT INFORMATION]
分类和应用: 解码器半导体编解码器电信集成电路电信电路
文件页数/大小: 11 页 / 135 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号FX619J的Datasheet PDF文件第2页浏览型号FX619J的Datasheet PDF文件第3页浏览型号FX619J的Datasheet PDF文件第4页浏览型号FX619J的Datasheet PDF文件第5页浏览型号FX619J的Datasheet PDF文件第6页浏览型号FX619J的Datasheet PDF文件第7页浏览型号FX619J的Datasheet PDF文件第8页浏览型号FX619J的Datasheet PDF文件第9页  
CML Semiconductor Products
PRODUCT INFORMATION
FX619
'Eurocom' Delta Codec
Publication D/619/6 September 1997
Features/Applications
Designed to Meet Eurocom D1-IA8f
Meets Stanag 4209 and
Stanag 4380
Military Communications
Delta MUX, Switch and Phone
Applications
Single Chip Full Duplex Codec
DATA ENABLE
ENCODER FORCE IDLE
On-Chip Input and Output Filters
Programmable Sampling Clocks
3 or 4-bit Compand Algorithm
Forced Idle Facility
Powersave Facility
Single 5V CMOS Process
Full Duplex CVSD* Codec
ENCODER INPUT
V
DD
V
SS
XTAL/CLOCK
XTAL
ENCODER DATA CLOCK
DECODER DATA CLOCK
V
BIAS
MODE 1
MODE 2
ALGORITHM
POWERSAVE
DECODER INPUT
DEMOD
DECODER OUTPUT
DECODER FORCE IDLE
CLOCK MODE
LOGIC
SAMPLING RATE
CONTROL
MOD
ENCODER OUTPUT
f
1
f
0
CLOCK RATE
GENERATORS
f
2
FX619
3 or 4-BIT
f
3
f
1
Fig.1 Internal Block Diagram
Brief Description
The FX619 is an LSI circuit designed as a
*Continuously Variable Slope Delta Codec and
is intended for use in military communications
systems.
Designed to meet Eurocom D1-IA8 with
external components, the device is suitable for
applications in military Delta Multiplexers,
switches and phones.
Encoder input and decoder output filters are
incorporated on-chip. Sampling clock rates can
be programmed to 16, 32 or 64 k bits/second
from an internal clock generator or may be
externally applied in the range 8 to 64 k bits/
second. Sampling clock frequencies are output
for the synchronization of external circuits.
6.1
The encoder has an enable function for use in
multiplexer applications. Encoder and Decoder
forced idle facilities are provided forcing a
10101010..... pattern in encode and a V
DD
/2
bias in decode. The companding circuits may
be operated with a 3 or 4-bit algorithm which is
externally selected. The device may be put in
the standby mode by selection of the
powersave facility. A reference 1.024MHz
oscillator uses an external clock or Xtal.
The FX619 is a low-power, 5 volt CMOS
device and is available in 22-pin cerdip DIL,
24-lead/pin plastic and 28-lead ceramic
leadless SMT packages.