Application Information ......
CLOCK
OUT
CLOCK
IN
XTAL/CLOCK
CLOCK
IN
CLOCK
IN
CLOCK
IN
X
1
XTAL
XTAL/CLOCK
FX641
FX641
XTAL/CLOCK
µController
XTAL/CLOCK
FX641
(used as
Master
Oscillator)
Ch 1
Ch 2
FX641
Ch 1
Ch 2
Ch 1
Ch 2
Ch 1 OUTPUT
Ch 2 OUTPUT
OUTPUT
ENABLE
I/O Ports
Ch 2
Ch 1
3 to’N’ LINE
DECODER
"OUTPUT ENABLE"
ADDRESSING
V
DD
Maximum number of driven clocks (including Master) = 4
Maximum capacitive load on Clock Out output = 15.0pF
Fig.4 Examples of Xtal/Clock Distribution and Output Multiplexing
Xtal/Clock Distribution
The FX641 requires a 3.579545MHz Xtal or clock
pulse input. With the exception of the Xtal, all oscillator
components are incorporated on chip. If a Xtal input is
employed the Clock Out pin should be directly linked to
the Clock In pin.
To reduce component and layout complexity, the
clock requirements of up to 3 additional FX641
microcircuits may be supplied from a Xtal-driven
FX641 acting as the system master clock. With
reference to Figure 4, the clock should be distributed
as illustrated and the Xtal/Clock pins of the driven
microcircuits should be connected directly to V
DD.
Note that the maximum load on the master Clock Out
pin should not be exceeded.
SIGNAL INPUT
TONE
NOTONE
Channel Outputs
Channels 1 and 2 outputs operate together under
the control of the Output Enable and Output Select
inputs. Table 3 describes the operations.
The Front Page description describes the output
formats.
Ch1 and Ch 2 OUTPUTS
TONE FOLLOWER OUTPUT
PACKET MODE OUTPUT
RESPONSE
DELAY
SIGNAL INPUT ......
TONE FOLLOWER OUTPUT ......
DERESPONSE
DELAY
PACKET MODE OUTPUT ......
Fig.5 Tone Follower and Packet Mode Outputs
CMLMICRO [ CML MICROCIRCUITS ]
