欢迎访问ic37.com |
会员登录 免费注册
发布采购

CN8380EPF 参数 Datasheet PDF下载

CN8380EPF图片预览
型号: CN8380EPF
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的四线接口单元部为1.544 Mbps的(T1)和2.048 Mbps的( E1)的应用程序 [integrated quad line interface unit unit for both 1.544 Mbps (T1) and 2.048 Mbps (E1) applications]
分类和应用:
文件页数/大小: 91 页 / 813 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号CN8380EPF的Datasheet PDF文件第2页浏览型号CN8380EPF的Datasheet PDF文件第3页浏览型号CN8380EPF的Datasheet PDF文件第4页浏览型号CN8380EPF的Datasheet PDF文件第5页浏览型号CN8380EPF的Datasheet PDF文件第6页浏览型号CN8380EPF的Datasheet PDF文件第7页浏览型号CN8380EPF的Datasheet PDF文件第8页浏览型号CN8380EPF的Datasheet PDF文件第9页  
Advance Information
This document contains information on a product under development. The parametric information
contains target parameters that are subject to change.
CN8380
Quad T1/E1 Line Interface
The CN8380 is a fully integrated quad line interface unit for both 1.544 Mbps (T1) and
2.048 Mbps (E1) applications. It is designed to complement T1/E1 framers or operate as
a stand-alone line interface to synchronous or plesiochronous mappers and
multiplexers. The device can be controlled through a host mode serial port or by
hardware mode operation, where device control and status are obtained through
non-multiplexed dedicated pins. Many of these pins are also dedicated to individual
channels for maximum flexibility and for use in redundant systems. Integrated in the
CN8380 device is a clock rate adapter (CLAD), which provides various low-jitter
programmable system clock outputs. The receive section of the CN8380 is designed to
recover encoded signals from lines having up to 12 dB of attenuation. The transmit
section consists of a programmable, precision pulse shaper.
Distinguishing Features
• Four T1/E1 short haul line interfaces
in a single chip
• On-chip CLAD /system synchronizer
• Digital (crystal-less) jitter attenuators
selectable for transmitter/receiver on
each line interface
• Meets AT&T pub 62411 jitter specs
• Meets ITU G.703, ETS 300 011
(PSTNX) Connections
• AMI/B8ZS/HDB3 line codes
• Host serial port or hardware only
control modes
• On-chip receive clock recovery
• Common transformers for 120/75
E1 and 100
T1
• Low-power 3.3 V power supply
• Transmitter performance monitor
• Compatible with latest ANSI, ITU-T,
and ETSI standards
• 128-pin MQFP package
• Remote and local loopbacks
Functional Block Diagram
Local Analog Loopback
RRING[1]
Remote Line Loopback
Local Digital Loopback
RTIP[1]
Re-
ceiver
Clock
and
Data
Recovery
RLOS
Detect
ZCS
Decode
RPOSO[1]
RNEGO[1]
RCKO[1]
Applications
• SONET/SDH multiplexers
• T3 and E3/E4 (PDH) multiplexers
• ATM multiplexers
• Voice compression and voice
processing equipment
• WAN routers and bridges
• Digital loop carrier terminals (DLC)
• HDSL terminal units
• Remote concentrators
• Central office equipment
• PBXs and rural switches
• PCM/voice channel banks
• Digital access and cross-connect
systems (DACS)
Jitter
Attenuator
XTIP[1]
XRING[1]
Driver
Pulse
Shaping
TAIS
ZCS
Decode
TPOSI[1]
TNEGI[1]
TCLK[1]
LIU #1
LIU #2
LIU #3
LIU #4
JTAG
Test Port
5
JTAG
Test
Signals
8380_001
Control
47
4
Clock Rate Adapter
Control and Host
10 MHz Variable 1.544
Alarm Signals Serial
Fixed Reference MHz
Port Reference
2.048 32.768 8 kHz–32 MHz
MHz
MHz
Selectable
Data Sheet
Advance Information
N8380DSA
April 26, 1999