CX25870/871
Flicker-Free Video Encoder with Ultrascale Technology
E.1.3
Interface Timing Between the HDTV Source Device (Master) and CX25870/ CX25871 (Timing
Slave) E-3
E.1.4
E.1.5
E.1.6
E.1.7
E.1.8
E.1.9
Automatic Trilevel Sync Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E-5
Allowable Resolutions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E-7
720p Support with Character Clock Based Data Masters . . . . . . . . . . . . . . . . . . . . . . . . . E-8
Automatic Insertion of Broad Pulses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E-9
HDTV Output Mode Register and Bit Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E-9
Color Space Conversion Functionality to Support Analog RGB or YPBPR Component Video
Outputs E-11
E.1.10 Timing Diagrams for HDTV Output Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E-11
viii
Conexant
100381B