欢迎访问ic37.com |
会员登录 免费注册
发布采购

SCG102A-DFF-D1P6 参数 Datasheet PDF下载

SCG102A-DFF-D1P6图片预览
型号: SCG102A-DFF-D1P6
PDF下载: 下载PDF文件 查看货源
内容描述: 同步时钟发生器 [Synchronous Clock Generators]
分类和应用: 时钟发生器
文件页数/大小: 8 页 / 220 K
品牌: CONNOR-WINFIELD [ CONNOR-WINFIELD CORPORATION ]
 浏览型号SCG102A-DFF-D1P6的Datasheet PDF文件第1页浏览型号SCG102A-DFF-D1P6的Datasheet PDF文件第3页浏览型号SCG102A-DFF-D1P6的Datasheet PDF文件第4页浏览型号SCG102A-DFF-D1P6的Datasheet PDF文件第5页浏览型号SCG102A-DFF-D1P6的Datasheet PDF文件第6页浏览型号SCG102A-DFF-D1P6的Datasheet PDF文件第7页浏览型号SCG102A-DFF-D1P6的Datasheet PDF文件第8页  
General Description  
The SCG102A provides high precision phase lock loop  
frequency translation for the telecommunication applications.  
The SCG102A product generates LVPECL outputs from an  
intrinsically low jitter, voltage controlled crystal oscillator.  
SCG102A is well suited for use in line cards, service  
termination cards and similar functions to provide reliable  
reference, phase locked, synchronization for TDM, PDH, SONET  
and SDH network equipment . The SCG102A provides a jitter  
filtered, wander following output signal sychronized to a superior  
Stratum or peer input reference signal.  
LVPECL outputs may be put into the tri-state high impedance  
condition for external testing purposes by asserting a high signal  
to the Enable/Disable pin.  
The SCG102A is a 3.3 Volt component that will typically draw  
75mA. The SCG102A is designed to be used in applications that  
require temperature rating of -40°C - 85° C. The SCG102A  
package typical dimensions are 1.0” x 0.80” x 0.285” (See fig. 2  
for maximum dimensions). Parts are assembled using high  
temperature solder to withstand surface mount reflow process.  
The SCG102A locks to any one of four pred-determined input  
frequencies selected using the SELECT (A&B) lines (See Table  
4). The output may be any single frequency from 77.76 MHz to  
170 MHZ.  
The SCG102A includes a lock detect alarm output. The PLL  
control voltage is brought out through a 470 krestistor and can  
be used to determine when the pull range limits are reached.The  
Functional Block Diagram  
Figure 1  
LD  
(Pin 3)  
470 k  
Monitor  
(Pin 4)  
OUT  
Frequency  
CLKIN  
Loop  
Filter  
PECL  
VCXO  
(Pin 9)  
(Pin 1)  
Divider  
COut  
(Pin 10)  
Frequency  
10 kΩ  
Divider  
Select A  
(Pin 12)  
Microprocessor  
Select B  
(Pin 13)  
Enable/Disable  
10 kΩ  
(Pin 8)  
Absolute Maximum Rating  
Table 1  
Symbol  
Vcc  
Parameter  
Minimum  
-0.3  
Nominal  
Maximum  
5.5  
Units  
Volts  
Volts  
°C  
Notes  
Power Supply Voltage  
Input Voltage  
V
I
Ts  
-0.3  
Vcc  
Storage Temperature  
-55  
125  
Data Sheet #: SG076 Page 2 of 8  
Rev: 00  
Date: 4/11/07  
© Copyright 2007 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice