CVPD-940 Model
9X14 mm SMD,
3.3V, LVPECL
Frequency Range:
Temperature Range:
(Option X)
Storage:
Input Voltage:
Control Voltage:
Settability At Nominal:
Input Current:
ree
dF S
a
Le oH ant
R pli
m
Co
Differential
LVPECL VCXO
50MHz to 250MHz
0°C to 70°C
-40°C to 85°C
-55°C to 120°C
3.3V ± 0.3V
1.65V ± 1.65V
1.65V ± 0.25V
88mA Max
Output:
Differential LVPECL
Symmetry:
49/51% Typ, 45/55% Max
Rise/Fall Time:
550ps Max @ 20% to 80% Vcc
Pullability APR:
±50ppm Min.
Linearity:
± 10% Max
Load: Terminated to Vdd-2V into 50 ohms
Logic "1" Level:
Vcc-0.96V Min, Vcc-0.81V Max
Logic "0" Level:
Vcc-1.85V Min, Vcc-1.65V Max
Disable Time:
100ns Max
Start-up time:
2ms Typ., 10ms Max
Modulation BW:
Sub-harmonics:
Period Jitter:
Phase Jitter:
(20,000 periods)
12KHz~20MHz
50KHz~80MHz
100Hz
1KHz
10KHz
100KHz
>10KHz @ -3dB
none
<5ps RMS (1-sigma) Max
<1ps RMS (1-sigma) Max,
<1ps RMS (1-sigma) Max,
-80 dBc/Hz
-108 dBc/Hz
-132 dBc/Hz
-140 dBc/Hz
<3ppm 1st/yr, <2ppm every year thereafter
Phase Noise Max:
Aging:
Applications:
10 Gigabit Ethernet
OC48: Forward Error Correction
Broadband Networks
SONET/SDH/DWD
ATM
Network/switch
Telecom
Designed using FR5 PCB & HFF crystal technology to
provide a Low Noise, Low Jitter Voltage Controlled
Crystal Oscillator solution at a competitive price.
Specifications subject to change without notice.
TD-030705 Rev. C
Page 1 of 2