欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY37064P100-125AC 参数 Datasheet PDF下载

CY37064P100-125AC图片预览
型号: CY37064P100-125AC
PDF下载: 下载PDF文件 查看货源
内容描述: 5V , 3.3V , ISR ™高性能的CPLD [5V, 3.3V, ISR⑩ High-Performance CPLDs]
分类和应用: 可编程逻辑器件输入元件时钟
文件页数/大小: 62 页 / 1780 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY37064P100-125AC的Datasheet PDF文件第2页浏览型号CY37064P100-125AC的Datasheet PDF文件第3页浏览型号CY37064P100-125AC的Datasheet PDF文件第4页浏览型号CY37064P100-125AC的Datasheet PDF文件第5页浏览型号CY37064P100-125AC的Datasheet PDF文件第7页浏览型号CY37064P100-125AC的Datasheet PDF文件第8页浏览型号CY37064P100-125AC的Datasheet PDF文件第9页浏览型号CY37064P100-125AC的Datasheet PDF文件第10页  
Ultra37000 CPLD Family
f
I/O MACROCELL
FROM PTM
0
16
PRODUCT
TERMS
C25
0
1
FAST
SLEW
SLOW
0
P
D/T/L
O
Q
1
0
1
C4
DECODE
“0”
“1”
0
1
2
3
O
O
C26
I/O CELL
0
1
2
3
O
R
4
C0 C1 C24
1
0
C6 C5
C2 C3
BURIED MACROCELL
FROM PTM
0
16
PRODUCT
TERMS
C25
0
1
0
0
1
2
3
1
Q
C7
0
O
P
D/T/L
R
DECODE
Q
1
O
4
C0 C1 C24
1
0
C2 C3
FEEDBACK TO PIM
FEEDBACK TO PIM
FEEDBACK TO PIM
ASYNCHRONOUS
BLOCK RESET
4 SYNCHRONOUS CLOCKS (CLK0,CLK1,CLK2,CLK3)
ASYNCHRONOUS
1 ASYNCHRONOUS CLOCK(PTCLK)
BLOCK PRESET
OE0 OE1
Figure 2. I/O and Buried Macrocells
INPUT PIN
0
1
2
3
C12 C13
O
TO PIM
FROM CLOCK
POLARITY MUXES
0
1
2
3
C10 C11
D
O
Q
D
Q
D
LE
Q
Figure 3. Input Macrocell
Document #: 38-03007 Rev. *C
Page 6 of 62