欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C65113C 参数 Datasheet PDF下载

CY7C65113C图片预览
型号: CY7C65113C
PDF下载: 下载PDF文件 查看货源
内容描述: USB集线器与微控制器 [USB Hub with Microcontroller]
分类和应用: 微控制器
文件页数/大小: 49 页 / 2476 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C65113C的Datasheet PDF文件第41页浏览型号CY7C65113C的Datasheet PDF文件第42页浏览型号CY7C65113C的Datasheet PDF文件第43页浏览型号CY7C65113C的Datasheet PDF文件第44页浏览型号CY7C65113C的Datasheet PDF文件第45页浏览型号CY7C65113C的Datasheet PDF文件第47页浏览型号CY7C65113C的Datasheet PDF文件第48页浏览型号CY7C65113C的Datasheet PDF文件第49页  
CY7C65113C
22.0
Electrical Characteristics
Description
General
V
REF
V
pp
I
CC
I
SB1
I
ref
I
il
V
di
V
cm
V
se
C
in
I
lo
R
ext
R
UUP
R
UDN
t
vccs
V
UOH
V
UOL
Z
O
R
up
V
ITH
V
H
V
OL
V
OH
Reference Voltage
Programming Voltage (disabled)
V
CC
Operating Current
Supply Current—Suspend Mode
V
REF
Operating Current
Input Leakage Current
Differential Input Sensitivity
Differential Input Common Mode Range
Single Ended Receiver Threshold
Transceiver Capacitance
Hi-Z State Data Line Leakage
External USB Series Resistor
External Upstream USB Pull-up Resistor
0V < V
in
< 3.3V
In series with each USB pin
1.5 kΩ ±5%, D+ to V
REG
Power-on Reset
V
CC
Ramp Rate
Static Output High
Static Output Low
USB Driver Output Impedance
Pull-up Resistance (typical 14 kΩ)
Input Threshold Voltage
Input Hysteresis Voltage
Port 0,1 Output Low Voltage
Output High Voltage
All ports, low-to-high edge
All ports, high-to-low edge
I
OL
= 3 mA
I
OL
= 8 mA
I
OH
= 1.9 mA (all ports 0,1)
2.4
Linear ramp 0V to V
CC[9]
USB Upstream/Downstream Port
15 kΩ ±5% to Gnd
1.5 kΩ ±5% to V
REF
Including R
ext
Resistor
General Purpose I/O (GPIO)
8.0
20%
2%
24.0
40%
8%
0.4
2.0
kΩ
V
CC
V
CC
V
V
V
28
2.8
3.6
0.3
44
V
V
0
100
ms
–10
19
1.425
14.25
No USB Traffic
Any pin
USB Interface
|
(D+)–(D–)
|
0.2
0.8
0.8
2.5
2.0
20
10
21
1.575
15.75
V
V
V
pF
µA
kΩ
kΩ
No GPIO source current
3.3V ±5%
3.15
–0.4
3.45
0.4
50
50
10
1
V
V
mA
µA
mA
µA
Conditions
Min.
Max.
Unit
f
OSC
= 6 MHz; Operating Temperature = 0 to 70°C, V
CC
= 4.0V to 5.25V
Parameter
External Downstream Pull-down Resistors 15 kΩ ±5%, downstream USB pins
Notes:
8. Add 18 mA per driven USB cable (upstream or downstream. This is based on transitions every 2 full-speed bit times on average.
9. Power-on Reset occurs whenever the voltage on V
CC
is below approximately 2.5V.
Document #: 38-08002 Rev. *D
Page 46 of 49