欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS1005S-075 参数 Datasheet PDF下载

DS1005S-075图片预览
型号: DS1005S-075
PDF下载: 下载PDF文件 查看货源
内容描述: [Silicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO16, 0.300 INCH, SO-16]
分类和应用: 光电二极管输出元件逻辑集成电路延迟线
文件页数/大小: 6 页 / 62 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS1005S-075的Datasheet PDF文件第1页浏览型号DS1005S-075的Datasheet PDF文件第2页浏览型号DS1005S-075的Datasheet PDF文件第3页浏览型号DS1005S-075的Datasheet PDF文件第4页浏览型号DS1005S-075的Datasheet PDF文件第6页  
DS1005
TEST SETUP DESCRIPTION
Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the DS1005.
The input waveform is produced by a precision pulse generator under software control. Time delays are
measured by a time interval counter (20 ps resolution) connected between the input and each tap. Each
tap is selected and connected to the counter by a VHF switch control unit. All measurements are fully
automated, with each instrument controlled by a central computer over an IEEE 488 bus.
TEST CONDITIONS
INPUT:
Ambient Temperature
Supply Voltage (V
CC
)
Input Pulse
25°C
±=3°C
5.0V
±=0.1V
High = 3.0V
±=0.1V
Low = 0.0V
±=0.1V
50 ohm maximum
3.0 ns maximum
500 ns
1
µs
Source Impedance
Rise and Fall Time
Pulse Width
Period
OUTPUT:
Each output is loaded with the equivalent of a 74F04 input gate. Delay is measured at the 1.5V level on
the rising and falling edge.
NOTE:
Above conditions are for test only and do not restrict the operation of the device under other data sheet
conditions.
5 of 6