欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS1231 参数 Datasheet PDF下载

DS1231图片预览
型号: DS1231
PDF下载: 下载PDF文件 查看货源
内容描述: 电源监控芯片 [Power Monitor Chip]
分类和应用: 电源电路电源管理电路光电二极管监控
文件页数/大小: 9 页 / 70 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS1231的Datasheet PDF文件第2页浏览型号DS1231的Datasheet PDF文件第3页浏览型号DS1231的Datasheet PDF文件第4页浏览型号DS1231的Datasheet PDF文件第5页浏览型号DS1231的Datasheet PDF文件第6页浏览型号DS1231的Datasheet PDF文件第7页浏览型号DS1231的Datasheet PDF文件第8页浏览型号DS1231的Datasheet PDF文件第9页  
DS1231/S
DS1231/S
Power Monitor Chip
FEATURES
PIN ASSIGNMENT
IN
MODE
TOL
GND
1
2
3
4
8
7
6
5
VCC
NMI
RST
RST
Warns processor of an impending power failure
Provides time for an orderly shutdown
Prevents
processor from destroying nonvolatile
memory during power transients
restarts processor after power is
DS1231 8–Pin DIP
(300 MIL)
See Mech. Drawings
Section
NC
IN
NC
MODE
NC
TOL
NC
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
NC
VCC
NC
NMI
NC
RST
NC
RST
Automatically
restored
Suitable for linear or switching power supplies
Adjusts to hold time of the power supply
Supplies necessary signals for processor interface
Accurate 5% or 10% V
CC
monitoring
Replaces power-up reset circuitry
No external capacitors required
Optional 16-pin SOIC surface mount package
DS1231S 16–Pin SOIC
(300 MIL)
See Mech. Drawings
Section
PIN DESCRIPTION
IN
MODE
TOL
GND
RST
RST
NMI
V
CC
NC
Input
Selects input pin characteristics
Selects 5% or 10% V
CC
detect
Ground
Reset (Active High)
Reset (Active Low, open drain)
Non–Maskable Interrupt
+5V Supply
No Connections
DESCRIPTION
The DS1231 Power Monitor Chip uses a precise tem-
perature-compensated reference circuit which provides
an orderly shutdown and an automatic restart of a pro-
cessor-based system. A signal warning of an impending
power failure is generated well before regulated DC
voltages go out of specification by monitoring high volt-
age inputs to the power supply regulators. If line isola-
tion is required a UL-approved opto-isolator can be di-
rectly interfaced to the DS1231. The time for processor
shutdown is directly proportional to the available
hold-up time of the power supply. Just before the
hold-up time is exhausted, the Power Monitor uncondi-
tionally halts the processor to prevent spurious cycles
by enabling Reset as V
CC
falls below a selectable 5 or
10 percent threshold. When power returns, the proces-
sor is held inactive until well after power conditions have
stabilized, safeguarding any nonvolatile memory in the
system from inadvertent data changes.
022698 1/9