欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS12C887 参数 Datasheet PDF下载

DS12C887图片预览
型号: DS12C887
PDF下载: 下载PDF文件 查看货源
内容描述: 实时时钟 [Real Time Clock]
分类和应用: 计时器或实时时钟微控制器和处理器外围集成电路双倍数据速率
文件页数/大小: 19 页 / 195 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS12C887的Datasheet PDF文件第1页浏览型号DS12C887的Datasheet PDF文件第2页浏览型号DS12C887的Datasheet PDF文件第4页浏览型号DS12C887的Datasheet PDF文件第5页浏览型号DS12C887的Datasheet PDF文件第6页浏览型号DS12C887的Datasheet PDF文件第7页浏览型号DS12C887的Datasheet PDF文件第8页浏览型号DS12C887的Datasheet PDF文件第9页  
DS12C887
R/
W
(Read/Write Input)
– The R/ W pin also has two modes of operation. When the MOT pin is
connected to V
CC
for Motorola timing, R/W is at a level which indicates whether the current cycle is a
read or write. A read cycle is indicated with a high level on R/W while DS is high. A write cycle is
indicated when R/ W is low during DS. When the MOT pin is connected to GND for Intel timing, the
R/ W signal is an active low signal called WR. In this mode the R/ W pin has the same meaning as the
Write Enable signal (WE) on generic RAMs.
(Chip Select Input)
– The Chip Select signal must be asserted low for a bus cycle in the DS12C887
to be accessed.
CS
must be kept in the active state during DS and AS for Motorola timing and during RD
and WR for Intel timing. Bus cycles which take place without asserting
CS
will latch addresses but no
access will occur. When V
CC
is below 4.25 volts, the DS12C887 internally inhibits access cycles by
internally disabling the
CS
input. This action protects both the real time clock data and RAM data during
power outages.
CS
(Interrupt Request Output)
- The
IRQ
pin is an active low output of the DS12C887 that can be
used as an interrupt input to a processor. The
IRQ
output remains low as long as the status bit causing the
interrupt is present and the corresponding interrupt-enable bit is set. To clear the
IRQ
pin the processor
program normally reads the C register. The RESET pin also clears pending interrupts. When no interrupt
conditions are present, the
IRQ
level is in the high impedance state. Multiple interrupting devices can be
connected to an
IRQ
bus. The IRQ bus is an open drain output and requires an external pull-up resistor.
IRQ
RESET pin has no effect on the clock, calendar, or RAM. On power-up the
RESET pin can be held low for a time in order to allow the power supply to stabilize. The amount of
time that RESET is held low is dependent on the application. However, if RESET is used on power–up,
the time RESET is low should exceed 200 ms to make sure that the internal timer that controls the
DS12C887 on power-up has timed out. When RESET is low and V
CC
is above 4.25 volts, the following
occurs:
A. Periodic Interrupt Enable (PEI) bit is cleared to zero.
B. Alarm Interrupt Enable (AIE) bit is cleared to zero.
C. Update Ended Interrupt Flag (UF) bit is cleared to zero.
D. Interrupt Request Status Flag (IRQF) bit is cleared to zero.
E. Periodic Interrupt Flag (PF) bit is cleared to zero.
F. The device is not accessible until RESET is returned high.
G. Alarm Interrupt Flag (AF) bit is cleared to zero.
H.
IRQ
pin is in the high impedance state.
I. Square Wave Output Enable (SQWE) bit is cleared to zero.
J. Update Ended Interrupt Enable (UIE) is cleared to zero.
In a typical application RESET can be connected to V
CC
. This connection will allow the DS12C887 to
go in and out of power fail without affecting any of the control registers.
RESET
(Reset Input)
– The
3 of 19