欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS1706T 参数 Datasheet PDF下载

DS1706T图片预览
型号: DS1706T
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3和5.0伏MicroMonitor [3.3 and 5.0 Volt MicroMonitor]
分类和应用:
文件页数/大小: 10 页 / 78 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS1706T的Datasheet PDF文件第2页浏览型号DS1706T的Datasheet PDF文件第3页浏览型号DS1706T的Datasheet PDF文件第4页浏览型号DS1706T的Datasheet PDF文件第5页浏览型号DS1706T的Datasheet PDF文件第6页浏览型号DS1706T的Datasheet PDF文件第7页浏览型号DS1706T的Datasheet PDF文件第8页浏览型号DS1706T的Datasheet PDF文件第9页  
DSDS1705/DS1706
DS1705/DS1706
3.3 and 5.0 Volt MicroMonitor
FEATURES
PIN ASSIGNMENT
PBRST
1
2
3
4
8
7
6
5
WDS
RST
ST
NMI
Halts and restarts an out–of–control microprocessor
Holds
sients
microprocessor in check during power tran-
restarts microprocessor after power
V
CC
GND
IN
Automatically
failure
Monitors pushbutton for external override
Accurate 5%, 10% or 20% resets for 3.3 systems and
5% or 10% resets for 5.0 volt systems
PBRST
V
CC
GND
IN
8–PIN DIP
(300 MIL)
1
2
3
4
8
7
6
5
WDS
RST (*RST)
ST
NMI
Eliminates the need for discrete components
3.3 volt 20% tolerance for use with 3.0 volt systems
Pin compatible with the MAXIM MAX705/MAX706 in
8–pin DIP and 8–pin SOIC
8–PIN SOIC
(150 MIL)
PBRST
VCC
GND
IN
1
2
3
4
8
7
6
5
WDS
RST (*RST)
ST
NMI
8–pin DIP, 8–pin SOIC and 8–pin
µ–SOP
packages
Industrial temperature range –40°C to +85°C
8–PIN
µ–SOP
(118 MIL)
See Mech. Drawings
Section
DS1705 and DS1706_/R/S/T (*DS1706L and DS1706P)
PIN DESCRIPTION
PBRST
V
CC
GND
IN
NMI
ST
RST
*RST
WDS
Pushbutton Reset Input
Power Supply
Ground
Input
Non–maskable Interrupt
Strobe Input
Active Low Reset Output
Active High Reset Output
(DS1706P and DS1706L only)
– Watchdog Status Output
DESCRIPTION
The DS1705/DS1706 3.3 or 5.0 Volt MicroMonitor moni-
tors three vital conditions for a microprocessor: power
supply, software execution, and external override. A
precision temperature compensated reference and
comparator circuit monitors the status of V
CC
at the
device and at an upstream point for maximum protec-
tion. When the sense input detects an out–of–tolerance
condition a non–maskable interrupt is generated. As
the voltage at the device degrades an internal power fail
signal is generated which forces the reset to an active
state. When V
CC
returns to an in–tolerance condition,
the reset signal is kept in the active state for a minimum
of 130 ms to allow the power supply and processor to
stabilize.
ECopyright
1995 by Dallas Semiconductor Corporation.
All Rights Reserved. For important information regarding
patents and other intellectual property rights, please refer to
Dallas Semiconductor data books.
011296 1/10