欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS21352 参数 Datasheet PDF下载

DS21352图片预览
型号: DS21352
PDF下载: 下载PDF文件 查看货源
内容描述: DS21352 3.3V和5V DS21552 T1单芯片收发器 [3.3V DS21352 and 5V DS21552 T1 Single-Chip Transceivers]
分类和应用:
文件页数/大小: 137 页 / 1017 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS21352的Datasheet PDF文件第2页浏览型号DS21352的Datasheet PDF文件第3页浏览型号DS21352的Datasheet PDF文件第4页浏览型号DS21352的Datasheet PDF文件第5页浏览型号DS21352的Datasheet PDF文件第6页浏览型号DS21352的Datasheet PDF文件第7页浏览型号DS21352的Datasheet PDF文件第8页浏览型号DS21352的Datasheet PDF文件第9页  
3.3V DS21352 and 5V DS21552
T1 Single-Chip Transceivers
www.maxim-ic.com
FEATURES
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
Complete DS1/ISDN–PRI/J1 transceiver functionality
Long and Short haul LIU
Crystal–less jitter attenuator
Generates DSX–1 and CSU line build-outs
HDLC controller with 64-byte buffers Configurable for
FDL or DS0 operation
Dual two–frame elastic store slip buffers that can
connect to asynchronous backplanes up to 8.192MHz
8.192MHz clock output locked to RCLK
Interleaving PCM Bus Operation
Per-channel loopback and idle code insertion
8-bit parallel control port muxed or nonmuxed buses
(Intel or Motorola)
Programmable output clocks for Fractional T1
Fully independent transmit and receive functionality
Generates/detects in-band loop codes from 1 to 8 bits
in length including CSU loop codes
IEEE 1149.1 JTAG-Boundary Scan
Pin compatible with DS2152/54/354/554 SCTs
100-pin LQFP package (14 mm x 14 mm) 3.3V
(DS21352) or 5V (DS21552) supply; low power
CMOS
PIN ASSIGNMENT
DS21352
DS21552
100
1
ORDERING INFORMATION
DS21352L
DS21352LN
DS21552L
DS21552LN
(0°C to +70°C)
(-40°C to +85°C)
(0°C to +70°C)
(-40°C to +85°C)
DESCRIPTION
The DS21352/552 T1 single-chip transceiver contains all of the necessary functions for connection to T1
lines whether they are DS1 long haul or DSX–1 short haul. The clock recovery circuitry automatically
adjusts to T1 lines from 0 feet to over 6000 feet in length. The device can generate both DSX–1 line build
outs as well as CSU line build-outs of -7.5dB, -15dB, and -22.5dB. The onboard jitter attenuator
(selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The
framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also
used for extracting and inserting robbed-bit signaling data and FDL data. The device contains a set of
internal registers which the user can access and control the operation of the unit. Quick access via the
parallel control port allows a single controller to handle many T1 lines. The device fully meets all of the
latest T1 specifications including ANSI T1.403-1995, ANSI T1.231-1993, AT&T TR 62411 (12–90),
AT&T TR54016, and ITU G.703, G.704, G.706, G.823, and I.431.
1 of 137
120501