欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS21372T 参数 Datasheet PDF下载

DS21372T图片预览
型号: DS21372T
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V误码率测试仪BERT [3.3V Bit Error Rate Tester BERT]
分类和应用: 电信集成电路电信电路测试
文件页数/大小: 21 页 / 216 K
品牌: DALLAS [ DALLAS SEMICONDUCTOR ]
 浏览型号DS21372T的Datasheet PDF文件第2页浏览型号DS21372T的Datasheet PDF文件第3页浏览型号DS21372T的Datasheet PDF文件第4页浏览型号DS21372T的Datasheet PDF文件第5页浏览型号DS21372T的Datasheet PDF文件第6页浏览型号DS21372T的Datasheet PDF文件第7页浏览型号DS21372T的Datasheet PDF文件第8页浏览型号DS21372T的Datasheet PDF文件第9页  
DS21372
3.3V Bit Error Rate Tester (BERT)
www.dalsemi.com
FEATURES
Generates/detects digital bit patterns for
analyzing, evaluating and troubleshooting
digital communications systems
Operates at speeds from DC to 20 MHz
Programmable polynomial length and
feedback taps for generation of any other
pseudorandom pattern up to 32 bits in length
including: 2
6
-1, 2
9
-1, 2
11
-1, 2
15
-1, 2
20
-1, 2
23
-1,
and 2
32
-1
Programmable user-defined pattern and
length for generation of any repetitive pattern
up to 32 bits in length
Large 32-bit error count and bit count
registers
Software programmable bit error insertion
Fully independent transmit and receive
sections
8-bit parallel control port
Detects test patterns with bit error rates up to
10
-2
PIN ASSIGNMENT
TDATA
TDIS
TCLK
VSS
VDD
RCLK
RDIS
RDATA
32 31 30 29 28 27 26 25
TL
AD0
AD1
TEST
VSS
AD2
AD3
AD4
1
2
3
4
5
6
7
8
DS21372
32-PIN TQFP
24
23
22
21
20
19
18
17
RL
RLOS
LC
VSS
VDD
INT
WR(R/W)
ALE(AS)
9 10 11 12 13 14 15 16
ORDERING INFORMATION
DS21372T
DS21372TN
(0
0
C to 70
0
C)
(-40
0
C to +85
0
C)
DESCRIPTION
The DS21372 Bit Error Rate Tester (BERT) is a software programmable test pattern generator, receiver,
and analyzer capable of meeting the most stringent error performance requirements of digital
transmission facilities. Two categories of test pattern generation (Pseudo-random and Repetitive)
conform to CCITT/ITU O.151, O.152, O.153, and O.161 standards. The DS21372 operates at clock rates
ranging from DC to 20 MHz. This wide range of operating frequency allows the DS21372 to be used in
existing and future test equipment, transmission facilities, switching equipment, multiplexers, DACs,
Routers, Bridges, CSUs, DSUs, and CPE equipment.
The DS21372 user-programmable pattern registers provide the unique ability to generate loopback
patterns required for T1, Fractional-T1, Smart Jack, and other test procedures. Hence the DS21372 can
initiate the loopback, run the test, check for errors, and finally deactivate the loopback.
The DS21372 consists of four functional blocks: the pattern generator, pattern detector, error counter, and
control interface. The DS21372 can be programmed to generate any pseudorandom pattern with length up
to 2
32
-1 bits (see Table 5, Note 9) or any user programmable bit pattern from 1 to 32 bits in length. Logic
inputs can be used to configure the DS21372 for applications requiring gap clocking such as Fractional-
T1, Switched-56, DDS, normal framing requirements, and per-channel test procedures. In addition, the
DS21372 can insert single or 10
-1
to 10
-7
bit errors to verify equipment operation and connectivity.
1 of 21
050400
AD5
AD6
AD7
VSS
VDD
BTS
RD(DS)
CS