SMD99C
5-TAP, HCMOS-INTERFACED
FIXED DELAY LINE
(SERIES SMD99C)
FEATURES
•
•
•
•
•
Five equally spaced outputs
Designed for surface mounting
Low profile (0.175 maximum height)
Input & outputs fully CMOS interfaced & buffered
10 T
2
L fan-out capability
IN
T2
T4
GND
1
4
10
6
7
8
14
12
data
3
®
delay
devices,
inc.
PACKAGES
IN
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
N/C
T1
N/C
T3
N/C
T5
VDD
T1
T3
T5
N/C
N/C
T2
N/C
T4
GND
Commercial
SMD99C-xx
Military
SMD99C-xxMC2
FUNCTIONAL DESCRIPTION
The SMD99C-series device is a 5-tap digitally buffered delay line. The
signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an
amount determined by the device dash number (See Table). The total
delay of the line is measured from IN to T5. The nominal tap-to-tap delay
increment is given by one-fifth of the total delay.
PIN DESCRIPTIONS
IN
T1-T5
VDD
GND
Signal Input
Tap Outputs
+5 Volts
Ground
SERIES SPECIFICATIONS
•
•
•
•
•
•
Minimum input pulse width:
40% of total delay
Output rise time:
8ns typical
Supply voltage:
5VDC
±
5%
Supply current:
I
CCL
= 40µa typical
I
CCH
= 10ma typical
Operating temperature:
0° to 70° C
Temp. coefficient of total delay:
300 PPM/°C
DASH NUMBER SPECIFICATIONS
Part
Number
SMD99C-5050
SMD99C-5060
SMD99C-5075
SMD99C-5100
SMD99C-5125
SMD99C-5150
SMD99C-5175
SMD99C-5200
SMD99C-5250
Total
Delay (ns)
50
±
2.5
60
±
3.0
75
±
4.0
100
±
5.0
125
±
6.5
150
±
7.5
175
±
8.0
200
±
10.0
250
±
12.5
Delay Per
Tap (ns)
10.0
±
3.0
12.0
±
3.0
15.0
±
3.0
20.0
±
3.0
25.0
±
3.0
30.0
±
3.0
35.0
±
4.0
40.0
±
4.0
50.0
±
5.0
NOTE: Any dash number between 5004 and 5250
not shown is also available.
20%
20%
20%
20%
20%
VDD IN
T1
T2
T3
T4
T5 GND
DDU8C Functional diagram
©
1997 Data Delay Devices
Doc #97018
1/30/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
DATADELAY [ DATA DELAY DEVICES, INC. ]
