DR805x Instructions set details
- 60 -
3.29.3.
Operation:
ORL A, @R
I
(PC)
←
(PC) + 1
(A)
←
(A) or ((Ri))
1
3
Bytes:
Cycles:
Encoding:
0
1
0
0
0
1
1
i
3.29.4.
Operation:
ORL A, #
DATA
(PC)
←
(PC) + 1
(A)
←
(A) or #data
2
2
Bytes:
Cycles:
Encoding:
0
1
0
0
0
1
0
0
immediate data
3.29.5.
Operation:
ORL
DIRECT
, A
(PC)
←
(PC) + 1
(direct)
←
(direct) or (A)
2
4
Bytes:
Cycles:
Encoding:
0
1
0
0
0
0
1
0
direct address
3.29.6.
Operation:
ORL
DIRECT
, #
DATA
(PC)
←
(PC) + 1
(direct)
←
(direct) or #data
3
4
Bytes:
Cycles:
Encoding:
0
1
0
0
0
0
1
direct address
Immediate data
1
Instruction:
ORL C, <src-bit>
http://www.DigitalCoreDesign.com
http://www.dcd.pl
All trademarks mentioned in this document
are trademarks of their respective owners.
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.
DCD [ DIGITAL CORE DESIGN ]
