欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAS281 参数 Datasheet PDF下载

MAS281图片预览
型号: MAS281
PDF下载: 下载PDF文件 查看货源
内容描述: 1750计算机微处理器 [MIL-STD-1750A Microprocessor]
分类和应用: 微处理器计算机
文件页数/大小: 55 页 / 552 K
品牌: DYNEX [ Dynex Semiconductor ]
 浏览型号MAS281的Datasheet PDF文件第2页浏览型号MAS281的Datasheet PDF文件第3页浏览型号MAS281的Datasheet PDF文件第4页浏览型号MAS281的Datasheet PDF文件第5页浏览型号MAS281的Datasheet PDF文件第6页浏览型号MAS281的Datasheet PDF文件第7页浏览型号MAS281的Datasheet PDF文件第8页浏览型号MAS281的Datasheet PDF文件第9页  
MAS281
MAS281
MIL-STD-1750A Microprocessor
Replaces June 1999 version, DS3563-4.0
DS3563-5.0 January 2000
The MAS281 Microprocessor is a MIL-STD-1750A (Notice
1), 16-bit Central Processing Unit (CPU). It consists of three
CMOS/SOS large-scale integration (LSI) chips: the MA17501
Execution Unit (EU), the MA17502 Control Unit (CU), and the
MA17503 Interrupt Unit (IU). These three units can be
mounted on, and interconnected within a 64-pin ceramic
substrate. The microprocessor is also available as a 3-chip set
without the ceramic substrate (see ordering information on
page 55).
The MAS281 is optimised for real-time l/O and arithmetic
intensive operations. Key performance-enhancing features
include a parallel multiplier/accumulator, 32-bit barrel shifter,
instruction pre-fetch queue, and multiport register file.
Additional features include a comprehensive Built-ln-Test
(BIT), interval timers A and B, trigger-go counter, and Start-Up
ROM interface.
In accordance with MIL-STD-1750A, the MAS281
supports a 64K-word address space. An optional BMA31751
Memory Management Unit/Block Protect Unit (MMU(BPU))
chip may be added externally to expand this address space to
1M-words or add a 1K-word memory block protection
capability,
The MAS281 is offered in several screening grades which
are described in this document. For availability of speed
grades, please contact Dynex Semiconductor.
BLOCK DIAGRAM
FEATURES
s
MIL-STD-1750A 16-Bit Microprocessor
s
Full Performance over Military Temperature Range
(-55°C to + 125°C)
s
Radiation Hard CMOS/SOS Technology
s
Performance Optimised Architecture
- Parallel Multiplier/Accumulator
- 32-bit Barrel Shifter
- Instruction Pre-Fetch
- Multi-Port Register File
s
Implements MlL-STD-1750AOptions
- Timers A and B
- Trigger-Go Counter
- Start-Up ROM Interface
s
64 K-word Address Space Expandable to 1 M-word with
Optional MMU
1/55