欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDD1208ALTA-1A 参数 Datasheet PDF下载

EDD1208ALTA-1A图片预览
型号: EDD1208ALTA-1A
PDF下载: 下载PDF文件 查看货源
内容描述: 128 M位同步DRAM是双倍数据速率( 4 -银行, SSTL_2 ) [128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 78 页 / 1650 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDD1208ALTA-1A的Datasheet PDF文件第2页浏览型号EDD1208ALTA-1A的Datasheet PDF文件第3页浏览型号EDD1208ALTA-1A的Datasheet PDF文件第4页浏览型号EDD1208ALTA-1A的Datasheet PDF文件第5页浏览型号EDD1208ALTA-1A的Datasheet PDF文件第6页浏览型号EDD1208ALTA-1A的Datasheet PDF文件第7页浏览型号EDD1208ALTA-1A的Datasheet PDF文件第8页浏览型号EDD1208ALTA-1A的Datasheet PDF文件第9页  
PRELIMINARY DATA SHEET
MOS INTEGRATED CIRCUIT
EDD1204ALTA, EDD1208ALTA, EDD1216ALTA
128 M-bit Synchronous DRAM with Double Data Rate
(4-bank, SSTL_2)
Description
The EDD1204ALTA, EDD1208ALTA, EDD1216ALTA are high-speed 134,217,728 bits synchronous dynamic
random-access memories, organized as 8,388,608x4x4, 4,194,304x8x4, 2,097,152x16x4 (word x bit x bank),
respectively.
The synchronous DRAMs use Double Data Rate (DDR) where data bandwidth is twice of regular synchronous
DRAM.
The synchronous DRAM is compatible with SSTL_2 (Stub Series terminated Logic for 2.5 V).
The synchronous DRAM is packaged in 66-pin Plastic TSOP (II).
Features
Fully Synchronous Dynamic RAM with all input signals except DM, DQS and DQ referenced to a positive clock edge
Double Data Rate interface
Differential CLK (/CLK) input
Data inputs and DM are synchronized with both edges of DQS
Data outputs and DQS are synchronized with a cross point of CLK and /CLK
Quad internal banks operation
Possible to assert random column address in every clock cycle
Programmable Mode register set
/CAS latency (2, 2.5)
Burst length (2, 4, 8)
Wrap sequence (Sequential / Interleave)
Automatic precharge and controlled precharge
CBR (Auto) refresh and self refresh
x4, x8, x16 organization
Byte write control (x4, x8) by DM
Byte write control (x16) by LDM and UDM
2.5 V
±
0.2 V Power supply for V
DD
2.5 V
±
0.2 V Power supply for V
DD
Q
Maximum clock frequency up to 133 MHz
SSTL_2 compatible with all signals
4,096 refresh cycles/64 ms
66-pin Plastic TSOP (II) (10.16 mm (400))
Burst termination by Precharge command and Burst stop command
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for
availability and additional information.
Document No. E0136E30 (Ver. 3.0)
Date Published October 2001 (K)
Printed in Japan
Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.