欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDD2516AMTA-5B 参数 Datasheet PDF下载

EDD2516AMTA-5B图片预览
型号: EDD2516AMTA-5B
PDF下载: 下载PDF文件 查看货源
内容描述: 256M比特DDR SDRAM [256M bits DDR SDRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器双倍数据速率
文件页数/大小: 34 页 / 374 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDD2516AMTA-5B的Datasheet PDF文件第3页浏览型号EDD2516AMTA-5B的Datasheet PDF文件第4页浏览型号EDD2516AMTA-5B的Datasheet PDF文件第5页浏览型号EDD2516AMTA-5B的Datasheet PDF文件第6页浏览型号EDD2516AMTA-5B的Datasheet PDF文件第8页浏览型号EDD2516AMTA-5B的Datasheet PDF文件第9页浏览型号EDD2516AMTA-5B的Datasheet PDF文件第10页浏览型号EDD2516AMTA-5B的Datasheet PDF文件第11页  
EDD2508AMTA-5, EDD2516AMTA-5
Pin Capacitance (TA = +25°C, VDD, VDDQ = 2.6V ± 0.1V)
Parameter
Input capacitance
Symbol
CI1
CI2
Delta input capacitance
Cdi1
Cdi2
Data input/output capacitance
Delta input/output capacitance
CI/O
Cdio
Pins
CK, /CK
All other input pins
CK, /CK
All other input-only pins
DQ, DM, DQS
DQ, DM, DQS
min.
2.0
2.0
4.0
Typ
max.
3.0
3.0
0.25
0.5
5
0.5
Unit
pF
pF
pF
pF
pF
pF
Notes
1
1
1
1
1, 2
1
Notes: 1. These parameters are measured on conditions:
TA = +25°C.
2. DOUT circuits are disabled.
f = 100MHz, VOUT = VDDQ/2,
ΔVOUT
= 0.2V,
EO
Parameter
Clock cycle time
CK high-level width
CK low-level width
CK half period
DQS to DQ skew
Data hold skew factor
Read preamble
Read postamble
DQ and DM input setup time
DQ and DM input hold time
Write preamble setup time
Write preamble
Write postamble
DQS input high pulse width
DQS input low pulse width
AC Characteristics (TA = 0 to +70°C, VDD, VDDQ = 2.6V ± 0.1V, VSS, VSSQ = 0V)
-5B
Symbol
tCK
tCH
tCL
tHP
tAC
min.
5
0.45
0.45
min
(tCH, tCL)
–0.7
–0.6
max.
8
0.55
0.55
0.7
0.6
0.4
-5C
min.
5
0.45
0.45
min
(tCH, tCL)
–0.7
–0.6
max.
8
0.55
0.55
0.7
0.6
0.4
Unit
ns
tCK
tCK
tCK
ns
ns
ns
ns
ns
ns
ns
tCK
tCK
ns
ns
ns
ns
tCK
tCK
tCK
9
8
8
7
5, 11
6, 11
2, 11
2, 11
3
Notes
10
DQ output access time from CK, /CK
DQS output access time from CK, /CK
DQ/DQS output hold time from DQS
Data-out high-impedance time
from CK, /CK
Data-out low-impedance time
from CK, /CK
DQ and DM input pulse width
Write command to first DQS latching
transition
DQS falling edge to CK setup time
DQS falling edge hold time from CK
Address and control input setup time
Address and control input hold time
Address and control input pulse width
Mode register set command cycle time
Preliminary Data Sheet E0406E10 (Ver. 1.0)
L
tHZ
tLZ
tIS
tIH
tDQSCK
tDQSQ
tQH
tQHS
tHP – tQHS —
0.5
tHP – tQHS —
0.5
od
Pr
0.7
0.7
–0.7
0.9
0.7
–0.7
0.9
0.7
tRPRE
tRPST
1.1
1.1
0.4
0.6
0.4
0.6
tDS
0.4
0.4
tDH
0.4
0.4
tDIPW
1.75
0
1.75
0
tWPRES
tWPRE
0.25
0.25
tWPST
0.4
0.6
0.4
0.6
tDQSS
tDSS
tDSH
tDQSH
tDQSL
0.72
0.2
0.2
0.35
0.35
0.6
0.6
2.2
2
1.25
0.72
0.2
0.2
0.35
0.35
0.6
0.6
2.2
2
tIPW
tMRD
1.25
t
uc
tCK
tCK
tCK
tCK
ns
8
ns
8
ns
7
tCK
7