欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDD5116AFTA-5B-E 参数 Datasheet PDF下载

EDD5116AFTA-5B-E图片预览
型号: EDD5116AFTA-5B-E
PDF下载: 下载PDF文件 查看货源
内容描述: 512M比特DDR SDRAM [512M bits DDR SDRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器双倍数据速率时钟
文件页数/大小: 48 页 / 540 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDD5116AFTA-5B-E的Datasheet PDF文件第1页浏览型号EDD5116AFTA-5B-E的Datasheet PDF文件第2页浏览型号EDD5116AFTA-5B-E的Datasheet PDF文件第3页浏览型号EDD5116AFTA-5B-E的Datasheet PDF文件第5页浏览型号EDD5116AFTA-5B-E的Datasheet PDF文件第6页浏览型号EDD5116AFTA-5B-E的Datasheet PDF文件第7页浏览型号EDD5116AFTA-5B-E的Datasheet PDF文件第8页浏览型号EDD5116AFTA-5B-E的Datasheet PDF文件第9页  
EDD5108AFTA-5, EDD5116AFTA-5
Electrical Specifications
All voltages are referenced to VSS (GND).
After power up, wait more than 200 µs and then, execute power on sequence and CBR (Auto) refresh before
proper device operation is achieved.
Absolute Maximum Ratings
Parameter
Voltage on any pin relative to VSS
Supply voltage relative to VSS
Short circuit output current
Power dissipation
Operating ambient temperature
Storage temperature
Symbol
VT
VDD
IOS
PD
TA
Tstg
Rating
–1.0 to +3.6
–1.0 to +3.6
50
1.0
0 to +70
–55 to +125
Unit
V
V
mA
W
°C
°C
Note
Caution
Exposing the device to stress above those listed in Absolute Maximum Ratings could cause
permanent damage. The device is not meant to be operated under conditions outside the limits
described in the operational section of this specification. Exposure to Absolute Maximum Rating
conditions for extended periods may affect device reliability.
Recommended Operating Conditions (TA = 0°C to +70°C)
Parameter
Supply voltage
Symbol
VDD,
VDDQ
VSS,
VSSQ
VREF
VTT
VIH (DC)
VIL (DC)
VIN (DC)
VIX (DC)
VID (DC)
min.
2.5
0
0.49
×
VDDQ
VREF – 0.04
VREF + 0.15
–0.3
–0.3
0.5
×
VDDQ
0.2V
0.36
typ.
2.6
0
0.50
×
VDDQ
VREF
0.5
×
VDDQ
max.
2.7
0
0.51
×
VDDQ
VREF + 0.04
VDDQ + 0.3
VREF – 0.15
VDDQ + 0.3
Unit
V
V
V
V
V
V
V
2
3
4
Notes
1
Input reference voltage
Termination voltage
Input high voltage
Input low voltage
Input voltage level,
CK and /CK inputs
Input differential cross point
voltage, CK and /CK inputs
Input differential voltage,
CK and /CK inputs
0.5
×
VDDQ + 0.2V V
VDDQ + 0.6
V
5, 6
Notes: 1.
2.
3.
4.
5.
6.
VDDQ must be lower than or equal to VDD.
VIH is allowed to exceed VDD up to 3.6V for the period shorter than or equal to 5ns.
VIL is allowed to outreach below VSS down to –1.0V for the period shorter than or equal to 5ns.
VIN (DC) specifies the allowable DC execution of each differential input.
VID (DC) specifies the input differential voltage required for switching.
VIH (CK) min assumed over VREF + 0.18V, VIL (CK) max assumed under VREF – 0.18V
if measurement.
Data Sheet E0741E20 (Ver. 2.0)
4