欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDE5116AJBG-1J-E 参数 Datasheet PDF下载

EDE5116AJBG-1J-E图片预览
型号: EDE5116AJBG-1J-E
PDF下载: 下载PDF文件 查看货源
内容描述: 512M位DDR2 SDRAM [512M bits DDR2 SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 77 页 / 747 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDE5116AJBG-1J-E的Datasheet PDF文件第2页浏览型号EDE5116AJBG-1J-E的Datasheet PDF文件第3页浏览型号EDE5116AJBG-1J-E的Datasheet PDF文件第4页浏览型号EDE5116AJBG-1J-E的Datasheet PDF文件第5页浏览型号EDE5116AJBG-1J-E的Datasheet PDF文件第6页浏览型号EDE5116AJBG-1J-E的Datasheet PDF文件第7页浏览型号EDE5116AJBG-1J-E的Datasheet PDF文件第8页浏览型号EDE5116AJBG-1J-E的Datasheet PDF文件第9页  
DATA SHEET
512M bits DDR2 SDRAM
EDE5108AJBG-1J (64M words
×
8 bits, 1066Mbps)
EDE5116AJBG-1J (32M words
×
16 bits, 1066Mbps)
Specifications
Density: 512M bits
Organization
16M words
×
8 bits
×
4 banks (EDE5108AJBG)
8M words
×
16 bits
×
4 banks (EDE5116AJBG)
Package
60-ball FBGA (EDE5108AJBG)
84-ball FBGA (EDE5116AJBG)
Lead-free (RoHS compliant)
Power supply: VDD, VDDQ
=
1.8V
±
0.1V
Data rate: 1066Mbps (max.)
1KB page size (EDE5108AJBG)
Row address: A0 to A13
Column address: A0 to A9
2KB page size (EDE5116AJBG)
Row address: A0 to A12
Column address: A0 to A9
Four internal banks for concurrent operation
Interface: SSTL_18
Burst lengths (BL): 4, 8
Burst type (BT):
Sequential (4, 8)
Interleave (4, 8)
/CAS Latency (CL): 3, 4, 5, 6, 7
Precharge: auto precharge option for each burst
access
Driver strength: normal/weak
Refresh: auto-refresh, self-refresh
Features
Double-data-rate architecture; two data transfers per
clock cycle
The high-speed data transfer is realized by the 4 bits
prefetch pipelined architecture
Bi-directional differential data strobe (DQS and /DQS)
is transmitted/received with data for capturing data at
the receiver
DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
Posted /CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
Programmable RDQS, /RDQS output for making
×
8
organization compatible to
×
4 organization
/DQS, (/RDQS) can be disabled for single-ended
Data Strobe operation
Refresh cycles: 8192 cycles/64ms
Average refresh period
7.8µs at 0°C
TC
≤ +85°C
3.9µs at
+85°C <
TC
≤ +95°C
Operating case temperature range
TC = 0°C to +95°C
Document No. E1174E30 (Ver. 3.0)
Date Published November 2008 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida
Memory, Inc. 2007-2008