欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDR2518ABSE-8C 参数 Datasheet PDF下载

EDR2518ABSE-8C图片预览
型号: EDR2518ABSE-8C
PDF下载: 下载PDF文件 查看货源
内容描述: 288M位直接Rambus的DRAM [288M bits Direct Rambus DRAM]
分类和应用: 存储内存集成电路动态存储器时钟
文件页数/大小: 79 页 / 1101 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDR2518ABSE-8C的Datasheet PDF文件第2页浏览型号EDR2518ABSE-8C的Datasheet PDF文件第3页浏览型号EDR2518ABSE-8C的Datasheet PDF文件第4页浏览型号EDR2518ABSE-8C的Datasheet PDF文件第5页浏览型号EDR2518ABSE-8C的Datasheet PDF文件第6页浏览型号EDR2518ABSE-8C的Datasheet PDF文件第7页浏览型号EDR2518ABSE-8C的Datasheet PDF文件第8页浏览型号EDR2518ABSE-8C的Datasheet PDF文件第9页  
PRELIMINARY DATA SHEET
288M bits Direct Rambus DRAM
EDR2518ABSE (512K words
×
18 bits
×
32s banks)
Description
The EDR2518AB (Direct RDRAM) is a general
purpose high-performance memory device suitable for
use in a broad range of applications including
computer memory, graphics, video, and any other
application where high bandwidth and low latency are
required.
The EDR2518AB is 1066MHz 288Mbits Direct Rambus
DRAM (RDRAM
), organized as 16M words by 18 bits.
The use of Rambus Signaling Level (RSL) technology
permits 800MHz to 1066MHz transfer rates while using
conventional system and board design technologies.
Direct RDRAM devices are capable of sustained data
transfers at 0.9375ns per two bytes (7.5ns per sixteen
bytes).
The architecture of the Direct RDRAM devices allows
the highest sustained bandwidth for multiple,
simultaneous randomly addressed memory
transactions.
The separate control and data buses with independent
row and column control yield over 95% bus efficiency.
The Direct RDRAM devices 32 banks support up to
four simultaneous transactions.
System oriented features for mobile, graphics and
large memory systems include power management,
byte masking.
It is offered in a CSP horizontal package suitable for
desktop as well as low-profile add-in card and mobile
applications. Direct RDRAM devices operate from a
2.5V supply.
Features
Highest sustained bandwidth per DRAM device
— 2.1 GB/s sustained data transfer rate
— Separate control and data buses for maximized
efficiency
— Separate row and column control buses for easy
scheduling and highest performance
— 32 banks: four transactions can take place
simultaneously at full bandwidth data rates
Low latency features
— Write buffer to reduce read latency
— 3 precharge mechanisms for controller flexibility
— Interleaved transactions
Advanced power management:
— Multiple low power states allows flexibility in power
consumption versus time to active state
— Power-down self-refresh
Organization: 2K bytes pages and 32 banks, x 18
Uses Rambus Signaling Level (RSL) for up to
1066MHz operation
FBGA (µ BGA
)
package is Sn-Pb or lead free
solder (Sn-Ag-Cu)
Document No. E0260E40 (Ver. 4.0)
Date Published April 2003 (K) Japan
URL: http://www.elpida.com
Elpida
Memory, Inc. 2002-2003