欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDS2516APTA-75L 参数 Datasheet PDF下载

EDS2516APTA-75L图片预览
型号: EDS2516APTA-75L
PDF下载: 下载PDF文件 查看货源
内容描述: 256M位的SDRAM [256M bits SDRAM]
分类和应用: 动态存储器
文件页数/大小: 53 页 / 649 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDS2516APTA-75L的Datasheet PDF文件第2页浏览型号EDS2516APTA-75L的Datasheet PDF文件第3页浏览型号EDS2516APTA-75L的Datasheet PDF文件第4页浏览型号EDS2516APTA-75L的Datasheet PDF文件第5页浏览型号EDS2516APTA-75L的Datasheet PDF文件第6页浏览型号EDS2516APTA-75L的Datasheet PDF文件第7页浏览型号EDS2516APTA-75L的Datasheet PDF文件第8页浏览型号EDS2516APTA-75L的Datasheet PDF文件第9页  
DATA SHEET
256M bits SDRAM
EDS2516APTA (16M words
×
16 bits)
Description
The EDS2516AP is a 256M bits SDRAM organized as
4,194,304 words
×
16 bits
×
4 banks. All inputs and
outputs are referred to the rising edge of the clock
input. It is packaged in standard 54-pin plastic TSOP
(II)
Pin Configurations
/xxx indicates active low signal.
54-pin plastic TSOP (II)
VDD
DQ0
VDDQ
Features
DQ1
DQ2
VSSQ
3.3V power supply
Clock frequency: 166MHz/133MHz (max.)
LVTTL interface
Single pulsed /RAS
×16
organization
4 banks can operate simultaneously and
independently
Burst read/write operation and burst read/single write
operation capability
Programmable burst length (BL): 1, 2, 4, 8, full page
2 variations of burst sequence
Sequential (BL = 1, 2, 4, 8, full page)
Interleave (BL = 1, 2, 4, 8)
Programmable /CAS latency (CL): 2, 3
Byte control by UDQM and LDQM
Refresh cycles: 8192 refresh cycles/64ms
2 variations of refresh
Auto refresh
Self refresh
2 types of TSOP (II) package
Sn-Pb solder
Lead free solder (Sn-Bi)
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
VDD
LDQM
/WE
/CAS
/RAS
/CS
BA0
BA1
A10
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
VSS
DQ15
VSSQ
EO
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
VSS
NC
UDQM
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
VSS
Document No. E0359E20 (Ver. 2.0)
Date Published January 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
L
od
Pr
A0 to A12,
BA0, BA1
(Top view)
UDQM,LDQM
Input/output mask
Address input
Bank select address
DQ0 to DQ15
Data-input/output
Chip select
/CS
Row address strobe
/RAS
Column address strobe
/CAS
Write enable
/WE
CKE
CLK
VDD
VSS
VDDQ
VSSQ
Clock enable
Clock input
Power for internal circuit
Ground for internal circuit
NC
Power for DQ circuit
Ground for DQ circuit
No connection
This product became EOL in March, 2007.
©Elpida
Memory, Inc. 2003-2005
t
uc