欢迎访问ic37.com |
会员登录 免费注册
发布采购

HM5117405TS-7 参数 Datasheet PDF下载

HM5117405TS-7图片预览
型号: HM5117405TS-7
PDF下载: 下载PDF文件 查看货源
内容描述: 16M的EDO DRAM ( 4 - Mword “ 4位), 4K的刷新/ 2 k刷新 [16 M EDO DRAM (4-Mword ´ 4-bit) 4 k Refresh/2 k Refresh]
分类和应用: 存储内存集成电路光电二极管动态存储器
文件页数/大小: 34 页 / 560 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号HM5117405TS-7的Datasheet PDF文件第7页浏览型号HM5117405TS-7的Datasheet PDF文件第8页浏览型号HM5117405TS-7的Datasheet PDF文件第9页浏览型号HM5117405TS-7的Datasheet PDF文件第10页浏览型号HM5117405TS-7的Datasheet PDF文件第12页浏览型号HM5117405TS-7的Datasheet PDF文件第13页浏览型号HM5117405TS-7的Datasheet PDF文件第14页浏览型号HM5117405TS-7的Datasheet PDF文件第15页  
HM5116405 Series, HM5117405 Series
EO
Test Conditions
Parameter
RAS
pulse width
CAS
pulse width
RAS
hold time
CAS
hold time
AC Characteristics
(Ta = 0 to +70˚C, V
CC
= 5 V ±10%, V
SS
= 0 V) *
1
, *
2
, *
18
Input rise and fall time: 2 ns
Input levels: V
IL
= 0 V, V
IH
= 3 V
Input timing reference levels: 0.8 V, 2.4 V
Output timing reference levels: 0.8 V, 2.0 V
Output load: 1 TTL gate + C
L
(100 pF) (Including scope and jig)
Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)
HM5116405/HM5117405
-5
Min
84
30
7
50
7
0
7
0
7
Max
-6
Min
104
40
10
Max
-7
Min
124
50
13
Max
Unit
ns
ns
ns
Notes
Random read or write cycle time
RAS
precharge time
CAS
precharge time
Row address setup time
Row address hold time
Column address setup time
Column address hold time
RAS
to
CAS
delay time
RAS
to column address delay time
CAS
to
RAS
precharge time
OE
to Din delay time
OE
delay time from Din
CAS
delay time from Din
Transition time (rise and fall)
LP
Symbol
t
RC
t
RP
t
CP
t
RAS
t
CAS
t
ASR
t
RAH
t
ASC
t
CAH
t
RCD
t
RAD
t
RSH
t
CSH
t
CRP
t
OED
t
DZO
t
DZC
t
T
10000 60
10000 70
10000 13
45
0
10
0
13
14
10000 ns
10000 ns
52
35
50
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5
6
6
7
3
4
Data Sheet E0151H10
11
ro
11
9
10
35
5
13
0
0
2
37
25
50
10000 10
0
10
0
10
14
du
12
13
40
30
12
13
45
5
5
15
18
0
0
0
0
2
50
2
ct