欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78M612DBP 参数 Datasheet PDF下载

EM78M612DBP图片预览
型号: EM78M612DBP
PDF下载: 下载PDF文件 查看货源
内容描述: 通用串行总线微控制器系列 [Universal Serial Bus Microcontroller Series]
分类和应用: 微控制器
文件页数/大小: 38 页 / 1272 K
品牌: EMC [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78M612DBP的Datasheet PDF文件第8页浏览型号EM78M612DBP的Datasheet PDF文件第9页浏览型号EM78M612DBP的Datasheet PDF文件第10页浏览型号EM78M612DBP的Datasheet PDF文件第11页浏览型号EM78M612DBP的Datasheet PDF文件第13页浏览型号EM78M612DBP的Datasheet PDF文件第14页浏览型号EM78M612DBP的Datasheet PDF文件第15页浏览型号EM78M612DBP的Datasheet PDF文件第16页  
EM78M612
Universal Serial Bus Microcontroller Series
R4 (RAM Select Register)
Default Value: (0B_0000_0000)
7
BK1
6
BK0
5
Ad5
4
Ad4
3
Ad3
2
Ad2
1
Ad1
0
Ad0
R4 (RAM select register) contains the address of the registers.
R4 [0~5] are used to select registers in 0x00h~0x3Fh. The address 0x00~0x1F is common
space. After 0x1Fh, SRAM is grouped into four banks.
R4 [6,7] are used to select register banks. To select a registers bank, refer to the following
examples and the table below:
(1) R4=00001100 and R4=01001100 point to the same register 0x0Ch. Since
0x0Ch is in the common space, Bit 6 and Bit 7 are meaningless.
(2) R4=10111100 points to the register 0x3C in Bank 2.
R4[7]Bk1
0
0
1
1
R4[6]Bk0
0
1
0
1
RAM Bank #
Bank 0
Bank 1
Bank 2
Bank3
R5 (Data Line I/O Register)
Default Value: (0B_0000_0000)
7
-
6
-
5
-
4
-
3
-
2
-
1
0
D- or PS/2 D+ or PS/2
R5 [0]
D+ line register or PS/2 clock interface register.
R5 [1]
D- line register or PS/2 data interface register.
These two bits are BOTH writable and readable when the MCU is operating under PS/2
mode. But under USB Mode, these two bits cannot be accessed.
R5 [2~7] General purpose registers.
R6 (Port 6 I/O Register)
Default Value: (0B_0000_0000)
7
P67
6
P66
5
P65
4
P64
3
P63
2
P62
1
P61
0
P60
R7 (Port 7 I/O Register)
Default Value: (0B_0000_0000)
7
P77
6
P76
5
P75
4
P74
3
P73
2
P72
1
P71
0
P70
R8 (Port 6 Wake-up Pin Selection Register)
Default Value: (0B_1111_1111)
7
/Wu87
6
/wu86
5
/Wu85
4
/Wu84
3
/Wu83
2
/Wu82
1
/Wu81
0
/Wu80
This specification may change without further notice.
2004/4/28 V1.1
12