欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM623FS16E10LL 参数 Datasheet PDF下载

EM623FS16E10LL图片预览
型号: EM623FS16E10LL
PDF下载: 下载PDF文件 查看货源
内容描述: 256K ×8位低功耗和低电压全CMOS静态RAM [256K x8 bit Low Power and Low Voltage Full CMOS Static RAM]
分类和应用:
文件页数/大小: 11 页 / 427 K
品牌: EMLSI [ Emerging Memory & Logic Solutions Inc ]
 浏览型号EM623FS16E10LL的Datasheet PDF文件第1页浏览型号EM623FS16E10LL的Datasheet PDF文件第2页浏览型号EM623FS16E10LL的Datasheet PDF文件第4页浏览型号EM623FS16E10LL的Datasheet PDF文件第5页浏览型号EM623FS16E10LL的Datasheet PDF文件第6页浏览型号EM623FS16E10LL的Datasheet PDF文件第7页浏览型号EM623FS16E10LL的Datasheet PDF文件第8页浏览型号EM623FS16E10LL的Datasheet PDF文件第9页  
EM620FV8B Series
Low Power, 256Kx8 SRAM
FUNCTIONAL SPECIFICATIONS
There are 3 classifications for EMLSI die and wafers products, which are C1 and C2 for die and W1 and W2 for wafer, respectively.
Each die and wafer support dedicated characteristics and probe the electrical parameters within their specifications. Followings are
brief information for die and wafer classifications. Please refer to packaged specifications for more information but these parameters
are not guaranteed at bare die and wafer.
C1 LEVEL DIE OR W1 LEVEL WAFER
The DC parameters are measured by specification for C1 level die or W1 level wafer. The DC parameters measured at 70°C tem-
perature, which called
‘Hot
DC Sorting’ Other parameters are not guaranteed and warranted including device reliability. Please refer
to qualification report for device reliability and package level datasheets for electrical parameters.
C2 LEVEL DIE OR W2 LEVEL WAFER
The DC parameters and selected AC parameters are measured with for C2 level die or W2 level wafer. The DC characteristics of C2
die and W2 wafer is tested based on DC specifications of C1 level die and W1 level wafer. The DC and specified AC parameters are
tested at 70°C temperature, which called
‘Hot
DC & Selective AC Sorting’. Other parameters are not guaranteed and warranted
including device reliability. Please refer to qualification report for device reliability and package level datasheets for electrical param-
eters.
C2 level die and W2 level wafer probe following AC parameter.
tRC, tAA, tCO
tWC, tCW
PACKAGING
Individual device will be packed in anti-static trays.
Chip Trays : A 2-inch square waffle style carrier for die with separate compartments for each die. Commonly referred to as a waffle
pack, each tray has a cavity size selected for the device that allows for easy loading and unloading and prevents
rotation. The tray itself is made of conductive material to reduce the danger of damage to the die from electrostatic
discharge. The chip carriers will be labeled with the following information :
EMLSI wafer lot number
EMLSI part number
Quantity
Jar Packing : Jar packing is made by EMLSI and used by many customers that we deliver the requested die as wafer. The pack is
consisted of clean paper to wrap the wafer, high cushioned sponge between wafers and hardly fragile plastic box with sponge. Each
pack has typically 24 wafers and then several packs are put into larger box depending on amounts of wafers.
Bond Pad #1 at Top
Die orientation in chip carriers
STORAGE AND HANDLING
EMLSI recommends the die stored in a controlled environment with filtered nitrogen. The carrier must be opened at ESD safe
environment when inspection and assembly.
3