EM621FV16BU Series
Low Power, 128Kx16 SRAM
TIMING DIAGRAMS
TIMING WAVEFORM OF READ CYCLE(1).
(Address Controlled, CS=OE=V
IL
, UB or/and LB=V
IL
)
t
RC
Address
t
AA
t
OH
Data Out
Previous Data Valid
Data Valid
TIMING WAVEFORM OF READ CYCLE(2)
(WE = V
IH
)
t
RC
Address
t
AA
CS
t
CO
t
HZ
t
OH
t
BA
UB,LB
t
OE
OE
t
OLZ
Data Valid
t
BHZ
t
OHZ
t
WHZ
Data Out
High-Z
t
BLZ
t
LZ
NOTES
(READ CYCLE)
1. t
HZ
and t
OHZ
are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t
HZ
(Max.) is less than t
LZ
(Min.) both for a given device and from device to device
interconnection.
6