欢迎访问ic37.com |
会员登录 免费注册
发布采购

EN6337QI 参数 Datasheet PDF下载

EN6337QI图片预览
型号: EN6337QI
PDF下载: 下载PDF文件 查看货源
内容描述: 3A电压模式同步降压PWM DC -DC转换器集成电感器 [3A Voltage Mode Synchronous Buck PWM DC-DC Converter with Integrated Inductor]
分类和应用: 转换器电感器
文件页数/大小: 17 页 / 417 K
品牌: ENPIRION [ ENPIRION, INC. ]
 浏览型号EN6337QI的Datasheet PDF文件第1页浏览型号EN6337QI的Datasheet PDF文件第2页浏览型号EN6337QI的Datasheet PDF文件第3页浏览型号EN6337QI的Datasheet PDF文件第5页浏览型号EN6337QI的Datasheet PDF文件第6页浏览型号EN6337QI的Datasheet PDF文件第7页浏览型号EN6337QI的Datasheet PDF文件第8页浏览型号EN6337QI的Datasheet PDF文件第9页  
EN6337QI
Electrical Characteristics
NOTE: V
IN
=6.6V over operating temperature range unless otherwise noted. Typical values are at TA = 25°C.
PARAMETER
Operating Input Voltage
Under Voltage Lock-out –
V
IN
Rising
Under Voltage Lock-out –
V
IN
Falling
Shut-Down Supply Current
Operating Quiescent
Current
Feedback Pin Voltage
EN6337QI
EN6337QI3
Feedback Pin Voltage
EN6337QI
EN6337QI3
Feedback pin Input
Leakage Current (Note 1)
V
OUT
Rise Time (Note 1)
Soft Start Capacitor Range
Output Drop Out
Voltage
Resistance (Note 1)
Continuous Output Current
Over Current Trip Level
Disable Threshold
ENABLE Threshold
ENABLE Lockout Time
ENABLE pin Input Current
(Note 1)
Switching Frequency (Free
Running)
External SYNC Clock
Frequency Lock Range
SYNC Input Threshold –
Low (LLM/SYNC PIN)
SYNC Input Threshold –
High (LLM/SYNC PIN)
(Note 3)
POK Lower Threshold
POK Output low Voltage
SYMBOL
V
IN
V
UVLOR
V
UVLOF
I
S
I
Q
V
FB
TEST CONDITIONS
Voltage above which UVLO is not
asserted
Voltage below which UVLO is
asserted
ENABLE=0V
LLM/SYNC = High
Feedback node voltage at:
V
IN
= 5V, ILOAD = 0, T
A
= 25°C
Feedback node voltage at:
2.5V
V
IN
6.6V
0A
ILOAD
3A, T
A
= -40 to 85°C
VFB pin input leakage current
Measured from when V
IN
> V
UVLOR
&
ENABLE pin voltage crosses its
logic high threshold to when V
OUT
reaches its final value. C
SS
= 15 nF
MIN
2.5
TYP
2.3
2.075
100
650
MAX
6.6
UNITS
V
V
V
μA
μA
0.7425
0.735
0.735
0.7275
-5
0.75
0.75
0.75
0.75
0.7575
0.765
0.765
0.7725
5
V
V
FB
I
FB
V
nA
t
RISE
C
SS_RANGE
V
DO
R
DO
I
OUT
I
OCP
V
DISABLE
V
ENABLE
T
ENLOCKOUT
I
ENABLE
F
SW
F
PLL_LOCK
V
SYNC_LO
V
SYNC_HI
POK
LT
V
POKL
0.9
10
1.2
1.5
68
ms
nF
mV
A
A
V
INMIN
- V
OUT
at Full load
Input to Output Resistance
PWM mode
LLM mode (Note 2)
V
IN
= 5V, V
OUT
= 1.2V
ENABLE pin logic low.
ENABLE pin logic high
2.5V
V
IN
6.6V
0.0
1.8
0
0.002
210
70
315
105
3
3
5
0.6
V
IN
4.2
V
V
ms
μA
MHz
ENABLE pin has ~180kΩ pull down
Free Running frequency of
oscillator
Range of SYNC clock frequency
SYNC Clock Logic Level
SYNC Clock Logic Level
Output voltage as a fraction of
expected output voltage
With 4mA current sink into POK
4
6/17/2011
40
1.9
1.5
2.3
0.8
1.8
90
0.4
2.5
MHz
V
V
%
V
©Enpirion
2011 all rights reserved, E&OE
05800
www.enpirion.com
Rev:
B